

# Breaking Barriers: Centimeter-Sized Single Layer WSe<sub>2</sub> by Gold-Mediated Exfoliation for Ambipolar Field Effect Transistors at Ultra-Low Voltages

Sarah Grützmacher, Wenkai Liu, Max Heyl, Patrick Amsalem, Norbert Koch, Emil J. W. List-Kratochvil,\* and Giovanni Ligorio\*

Transition Metal Dichalcogenides (TMDCs) are promising semiconductor alternatives to silicon in CMOS technology. Their layered nature allows scaling to a single layer (1L) without degrading electrical performance, enabling further miniaturization of field-effect transistors (FETs). TMDCs like WSe<sub>2</sub> exhibit ambipolar transport, allowing fabrication of both *p*-type and *n*-type devices on a single flake, simplifying circuit design. Ambipolar, large-area, high-quality 1L-WSe<sub>2</sub> is therefore highly desirable. Here, centimeter-scale exfoliated 1L-WSe<sub>2</sub> is achieved, reaching 1L areas of up to 20 mm<sup>2</sup> via thermally activated gold-mediated TMDC exfoliation using large, high-quality WSe<sub>2</sub> parent crystals. The quality of 1L-WSe<sub>2</sub> is comprehensively investigated via Raman spectroscopy, photoluminescence, X-ray, and ultraviolet photoelectron spectroscopy, as well as electronic transport measurements. For the latter, 1L-WSe<sub>2</sub>-based FETs are fabricated on lithium-ion conducting glass ceramic substrates serving as both supporting substrate and high-performance gate. Subthreshold slopes as steep as 30 and 50 mV dec<sup>-1</sup>, maximum mobilities of 15 and 18 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, and ON/OFF ratios of ≈10<sup>8</sup> and 10<sup>9</sup> for electron and hole currents, respectively, are achieved at ultra-low gate voltages (≈2 V). The performance, demonstrated across 15 devices, suggests that 1L-WSe<sub>2</sub> in this device architecture can pave the way toward providing an alternative to conventional silicon-based CMOS technology for innovative, further miniaturized devices.

limit in the miniaturization of field-effect transistors (FETs).<sup>[1–5]</sup> To maintain effective electrostatic control of the channel by the gate electrode, a body thickness of less than one-third of the gate length is the general guideline.<sup>[6,7]</sup> However, the downscaling of 3D bulk semiconductors, such as silicon, is compromised by surface roughness, the reaction of dangling bonds upon interface formation, and thickness fluctuations, which induce charge carrier scattering and ultimately result in poor device performance.<sup>[2,4,8,9]</sup>

In this regard, 2D transition metal dichalcogenides (TMDCs) have long caught the attention of the semiconductor industry.<sup>[1,2,4,5,10,11]</sup> TMDCs (MX<sub>2</sub>, where M = group IV–VII metal and X = chalcogen) are layered crystalline materials where the three-atom-thick layers are held together by weak van der Waals (vdW) forces. This allows for downscaling to single-layer (1L) thickness while maintaining excellent charge carrier transport properties due to the atomically sharp, dangling-bond-free structure of the individual 2D sheets.<sup>[2,12–16]</sup> Within

## 1. Introduction

Conventional silicon-based complementary metal-oxide-semiconductor (CMOS) technology is reaching its scalability

the TMDC family, tungsten diselenide (WSe<sub>2</sub>) displays excellent properties in devices, such as high charge carrier mobility (up to 150 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>),<sup>[17]</sup> near-ideal subthreshold swing in FETs (SS ≈ 60 mV dec<sup>-1</sup>), and large ON/OFF current

S. Grützmacher, W. Liu, M. Heyl, P. Amsalem, N. Koch, E. J. W. List-Kratochvil, G. Ligorio  
Institut für Physik  
Humboldt-Universität zu Berlin  
Zum Großen Windkanal 2, 12489 Berlin, Germany  
E-mail: [emil.list-kratochvil@hu-berlin.de](mailto:emil.list-kratochvil@hu-berlin.de); [giovanni.ligorio@hu-berlin.de](mailto:giovanni.ligorio@hu-berlin.de)

S. Grützmacher, W. Liu, M. Heyl, E. J. W. List-Kratochvil, G. Ligorio  
Institut für Chemie  
Humboldt-Universität zu Berlin  
Zum Großen Windkanal 2, 12489 Berlin, Germany  
S. Grützmacher, W. Liu, M. Heyl, P. Amsalem, N. Koch, E. J. W. List-Kratochvil, G. Ligorio  
Center for the Science of Materials Berlin  
Zum Großen Windkanal 2, 12489 Berlin, Germany  
N. Koch, E. J. W. List-Kratochvil  
Helmholtz-Zentrum Berlin für Materialien und Energie GmbH  
Hahn-Meitner-Platz 1  
14109 Berlin, Germany

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/aelm.202500188>

© 2025 The Author(s). Advanced Electronic Materials published by Wiley-VCH GmbH. This is an open access article under the terms of the [Creative Commons Attribution](https://creativecommons.org/licenses/by/4.0/) License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

DOI: 10.1002/aelm.202500188

ratios ( $>10^6$ ).<sup>[6,11,17,18]</sup> Furthermore, unlike MoS<sub>2</sub>, which predominantly shows unipolar n-type behavior, WSe<sub>2</sub> displays ambipolarity, which refers to the ability to conduct both electrons and holes.<sup>[13,17,19,16]</sup>

The use of ambipolar materials, which can be seamlessly switched between p-type and n-type conduction by applying an electric field, opens up new possibilities for CMOS or CMOS-like technologies.<sup>[7,14]</sup> While in silicon CMOS technology the type of conductivity is controlled via substitutional doping,<sup>[20,21]</sup> doping in 2D TMDCs is achieved via chemical or contact doping.<sup>[6,19,22–25]</sup> Moreover, there has been growing interest in exploring doping-free alternatives.<sup>[7,12,14,20,21,26,27]</sup> This includes, for example, the engineering of contacts to enhance either electron or hole transport,<sup>[6,23,26,28]</sup> or the circuit engineering such that the same ambipolar transistors can be used to construct CMOS-like circuits.<sup>[12,20,21,27,29,30]</sup> Henceforth, to further drive this promising avenue of innovative, beyond-CMOS technology, the reliable fabrication of high-quality, large-area ambipolar materials, such as 1L-WSe<sub>2</sub>, is in ever-growing demand.

Despite intensive research into bottom-up methods, such as chemical vapor deposition (CVD) and molecular beam epitaxy, the top-down method mechanical exfoliation, remains the most accessible technique for reliably producing high-quality 1L TMDCs.<sup>[31–35]</sup> CVD can consistently produce uniform films over large areas, which is crucial for future commercial applications. However, 1Ls produced with this technique often do not deliver high quality 1Ls. Mechanical exfoliation, on the other hand, delivers 1L-TMDCs with very few defects and excellent crystallinity where a high-quality parent crystal is available, which is essential for fundamental research and for applications requiring high-performance electronic and optical properties. Additionally, the exfoliation process is straightforward and does not require expensive equipment, which makes it more accessible for laboratory research.

The historical (top-down) Scotch tape method was first discovered for exfoliating 1L-graphene almost 2 decades ago.<sup>[36]</sup> While this method, applied to TMDCs, delivers high quality 1L, the scalability is limited to less than 100 μm.<sup>[33,37]</sup> To address this challenge, Magda et al. introduced a gold-mediated exfoliation technique in 2015, which enabled the exfoliation of 1L-MoS<sub>2</sub> with dimensions of several hundreds of microns.<sup>[38]</sup> The strong affinity between gold (Au) and chalcogens results in enhanced adhesion between TMDC and Au compared to TMDC interlayer adhesion, thereby increasing the probability of cleaving the topmost layer.<sup>[32,39–42]</sup> Since then, the Au-mediated technique has been optimized, enabling the production of 1L-MoS<sub>2</sub> with areas up to 82 mm<sup>2</sup>.<sup>[35]</sup> While direct evaporation of Au onto the TMDC crystal induces defects in the TMDC,<sup>[33,43]</sup> high-quality 1L-TMDC can be obtained employing the template-strip method.<sup>[33,35,44,45]</sup> This method involves cleaving an Au (or other metal) film from an ultra-smooth template substrate, such as a polished SiO<sub>x</sub> wafer, to produce equally smooth, pristine Au surfaces. The freshly cleaved, uncontaminated and smooth Au surface facilitates ideal Au/TMDC vdW interaction – essential for overcoming TMDC interlayer interactions – enabling the exfoliation of the topmost layer.<sup>[32]</sup> Although the Au-mediated exfoliation process can be applied to a wide range of TMDCs,<sup>[41]</sup> the focus so far has mainly been on producing millimetre-sized 1Ls of n-type 1L-MoS<sub>2</sub>. How-

ever, there is an urgent need for similarly sized 1Ls of ambipolar TMDCs, such as WSe<sub>2</sub>.

In this work, we report the exfoliation of centimeter-sized 1L-WSe<sub>2</sub>. This is achieved by combining the template strip method for the Au-mediated exfoliation with the use of high-quality, large area WSe<sub>2</sub> crystals. 1L-WSe<sub>2</sub> of up to 20 mm<sup>2</sup> is achieved with little to no multilayer (nL) regions. We observed that the 1L size is solely limited by the parent crystal employed. Utilizing a polymer-free, Au-assisted transfer we deposit the 1L-WSe<sub>2</sub> without observable loss in size or quality on relevant target substrates. The quality of the 1L before and after the transfer is investigated via Raman, photoluminescence (PL), as well as X-ray and ultraviolet photoelectron spectroscopy (XPS and UPS). The ambipolar transport behavior of the 1L-WSe<sub>2</sub> is demonstrated by the fabrication of FETs, using lithium ion conducting glass ceramic (LiCGC) as gate. LiCGC is a solid electrolyte, which serves both as the supporting substrate and as the gate and allows the operation of the FETs at ultra-low voltages. From the output and transfer curves the key device characteristics, such as subthreshold swing, ON/OFF ratios, mobility and threshold voltages, are extracted with high reproducibility.

## 2. Results and Discussion


### 2.1. Fabrication of Exfoliation Substrate

The metal-mediated exfoliation method relies on the adhesion between metals, such as Au and Ag (silver), and the outer layer of the TMDC crystal.<sup>[32,35,44,46]</sup> Achieving conformal, uncontaminated contact (undisrupted by surface contamination) between the two is essential for ideal vdW interactions.<sup>[32,41]</sup> To accomplish this, the template-strip method was employed to create a pristine, ultra-smooth metal surface on the exfoliation substrate. We previously reported this technique for the exfoliation of centimeter-sized single layer (1L) MoS<sub>2</sub>, where the 1L area is solely limited by the size of the parent crystal.<sup>[35]</sup>

The illustration in **Figure 1a** depicts the fabrication steps for the exfoliation substrate via the template-strip method. A highly polished Si wafer with native oxide was selected as the template due to its ultra-low surface roughness (root mean square (RMS)  $\approx 0.3$  nm).<sup>[47,48]</sup> The wafer was cleaned via sonication and treated with oxygen plasma to remove organic residue (see experimental section for detailed procedures). Subsequently, a thin film of Au ( $\approx 100$  nm) was deposited via physical vapor deposition, followed by the deposition of a Cu layer ( $\approx 900$  nm)—see i) in **Figure 1a**. Glass slides ( $1 \times 1.5 \times 0.5$  mm) were then affixed onto the Au/Cu template using epoxy resin. Upon curing the epoxy resin with UV light (90 min), the glass slide with the metal stacks glued to it is peeled off the silicon wafer (template strip)—see ii) and iii) in **Figure 1a**. This yields a batch of ultra-smooth (RMS  $\approx 0.3$  nm) exfoliation substrates (see **Figure S1** in the Supporting Information).

### 2.2. Exfoliation

The exfoliation substrates (Au/Cu/epoxy/glass) are employed for the exfoliation of WSe<sub>2</sub>. To reduce contamination of the Au surface and ensure conformal contact between Au and WSe<sub>2</sub>, it is



**Figure 1.** a, b) Schematic illustration of the exfoliation substrate preparation and the exfoliation procedure, respectively. c, d) Optical microscope images of nL- $\text{WSe}_2$  on Kapton tape and the corresponding exfoliated 1L- $\text{WSe}_2$  on Au, respectively. The TMDC is outlined and measures 20 and 19 mm<sup>2</sup>, respectively. e) Zoom-in of the 1L- $\text{WSe}_2$  area from image (d). f) SFM image of 1L, 2L, and 3L  $\text{WSe}_2$ , displaying a step height of 0.7 nm from layer to layer.<sup>[2,3]</sup>

important to use the exfoliation substrate directly after the template stripping. The procedural steps are schematically illustrated in Figure 1b. Thermally stable Kapton tape is used to cleave few-layer WSe<sub>2</sub> from the parent crystal – see b i). Figure 1c displays an optical microscope image of the multilayer (nL) WSe<sub>2</sub> on the tape. The effective area of the parent crystal on Kapton measures 20 mm<sup>2</sup>, excluding wrinkled areas that do not make contact with the exfoliation substrate. After achieving a pristine, uncontaminated WSe<sub>2</sub> surface on the Kapton tape, it is brought into contact with the exfoliation substrate – see ii) in Figure 1b. Heat treatment at 200 °C for 2 min is employed to enhance the adhesion between the exfoliation substrate and WSe<sub>2</sub>. This temperature and time were established as ideal for achieving the largest 1L exfoliation in our previous work and proved to be the most effective in this study as well. The Kapton tape is then peeled off the substrate, leaving 1L-WSe<sub>2</sub> on the Au surface of the exfoliation substrate – see iii) in Figure 1b.

Figure 1d displays an optical microscope image of the exfoliated 1L-WSe<sub>2</sub> on the Au substrate, which is the mirrored image of the nL-WSe<sub>2</sub> on the Kapton tape (Figure 1c). The white dotted line serves as a guide to identify the TMDC. Based on previous work,<sup>[35,44]</sup> the large, slightly darker-than-gold regions (outlined) were identified as monolayers, while the colored regions correspond to multilayers. The monolayer's continuity over several square millimeters can be clearly seen, covering an area of 19 mm<sup>2</sup> – corresponding to a 1L yield of 96% relative to the parent crystal. Small areas with distinct color contrast, attributed to multilayers and confirmed by SFM analysis (see below), account for ≈1% of the total area. Figure 1e provides a zoom-in of a 1L region from Figure 1d, illustrating its homogeneity.

It is worth mentioning that pristine WSe<sub>2</sub> can be obtained, as mentioned above, by cleaving the parent crystal with Kapton tape as well as by cleaving the used tape (which has nL-WSe<sub>2</sub> on it) with a fresh tape. However, as expected, with each cleaving of the used tape, the crystal becomes increasingly wrinkled, and the 1L yield decreases while the nL yield increases. This is due to limitations in contact between the TMDC crystal and Au caused by the wrinkled areas, resulting in a decreased effective area of the parent crystal (see Figure S3, Supporting Information). However, we find the average yield (when exfoliating with a new tape and cleaving from the parent crystal) to be reliable ≈97% 1L area with respect to the effective parent crystal area (see Figure S4, Supporting Information).

Scanning force microscopy (SFM) was employed to investigate the 1L quality on the nanometer scale. A spot with a multilayer region was chosen to measure the step height from layer to layer. The obtained lateral profile is shown in Figure 1f, displaying the height cross-section measured moving from one layer (1L) to two layers (2L) to three layers (3L). The relative step height between the layers is 0.7 nm, as reported in the literature.<sup>[49,50]</sup> See Figure S2 (Supporting Information) for the respective optical microscopy image.

### 2.3. Transfer of 1L-WSe<sub>2</sub>

For applications, it is essential to devise a suitable strategy for transferring the single layer onto the desired surface or device. Following this consideration, the previously reported polymer-

free gold-mediated transfer procedure was employed after exfoliating large area 1L-WSe<sub>2</sub>.<sup>[35]</sup>


The illustrations in Figure 2a schematically depicts the steps for transferring 1L-WSe<sub>2</sub> from the exfoliation substrate to the desired target substrate. The exfoliation substrate i) with 1L-WSe<sub>2</sub> is placed in an aqueous FeCl<sub>3</sub> (33 wt.%) solution ii) to etch the Cu layer and thereby separate the Au/WSe<sub>2</sub> layer from the glass/epoxy layer. Once the Cu layer is fully etched away, the Au/WSe<sub>2</sub> foil floats freely on the FeCl<sub>3</sub> solution. A clean glass slide is employed to “fish” out and transfer the foil into a beaker with deionized water iii). To fully remove FeCl<sub>3</sub> residues, this process is repeated twice (or until the water is clear). To overcome the high surface tension of water and to fully immerse the foil in the solvent, the Au/WSe<sub>2</sub> foil (with WSe<sub>2</sub> facing upward) is transferred into isopropyl alcohol (IPA). This allows the film to sink and carefully be flipped using tweezers. The WSe<sub>2</sub>/Au foil (with WSe<sub>2</sub> now facing downward) can then be transferred onto the target substrate v). The transfer can be achieved by “fishing” the foil from the solution with the target substrate. Another option is to carefully place the target substrate in the IPA beneath the sunk foil and remove the IPA with a pipette or syringe. Subsequently, the Au foil is gently pressed onto the target substrate by carefully blowing it with N<sub>2</sub>, which minimizes solvent residue on the substrate. The sample is left to dry at room temperature for 1 h. Two heat treatment steps are then employed. The first step (80 °C, 30 min) gently removes any remaining solvent between the target substrate and the Au foil. The second step (150 °C, 30 min) ensures conformal contact between WSe<sub>2</sub> and the substrate for ideal vdW interaction, ensuring that the 1L stays on the substrate when the Au is etched away. The Au etching vi) is achieved by applying KI/I<sub>2</sub> etchant (Sigma Aldrich, “Au etchant, standard”) to the Au foil with a pipette. After 30 min, the sample is rinsed with acetone and IPA, leaving centimeter-sized 1L-WSe<sub>2</sub> on the target substrate vii).

### 2.4. Characterization of 1L-WSe<sub>2</sub>

Figure 2b shows the optical microscope image of the 1L-WSe<sub>2</sub> (displayed in Figure 1d on Au) after transfer to the target substrate (in this case, a lithium ion conducting glass ceramic, LiCGC; see below for further details regarding this substrate). For better contrast, a polarized detection scheme was used for the microscope images.<sup>[51]</sup> The 1L area, visible in the light brown contrast, is 18.8 mm<sup>2</sup>, corresponding to 99% of the 1L area on Au before the transfer (see Figure 1d). For this specific sample, the nL area, visible in the black contrast, is only 3% of the total WSe<sub>2</sub> area.

The quality of the transferred 1L was assessed as follows. The Raman spectrum of 1L-WSe<sub>2</sub> on the LiCGC substrate is shown in Figure 2c. The spectrum displays the typical in-plane vibration E<sup>1</sup><sub>2g</sub> and the out-of-plane vibration A<sup>1</sup><sub>1g</sub>, centered at 248.5 and 260.7 cm<sup>-1</sup>, respectively.<sup>[52,49]</sup> The photoluminescence (PL) spectrum, shown in Figure 2d, is characterized by a strong emission peak centered at 1.65 eV, confirming the excellent 1L quality.<sup>[52,49]</sup>

Chemical analysis with X-ray photoelectron spectroscopy (XPS) was performed for WSe<sub>2</sub> on the Au exfoliation substrate, as well as on two other relevant target substrates: SiO<sub>x</sub> (Si with a native oxide layer) and LiCGC. WSe<sub>2</sub> was transferred following the above-described transfer process. The corresponding W(4f)



**Figure 2.** a) Schematic illustration of the metal-assisted transfer of exfoliated 1L-WSe<sub>2</sub>. b) Optical microscope image of transferred 1L-WSe<sub>2</sub> on a LiCGC substrate. c) Raman spectra of WSe<sub>2</sub>, displaying the for 1L typical in-plane vibration E<sub>12g</sub> and the out-of plane vibration A<sub>1g</sub> frequency centered at 248.5 and 260.7 cm<sup>-1</sup>, respectively.<sup>[1,2]</sup> d) PL spectra of 1L-WSe<sub>2</sub> with emission at 1.65 eV.<sup>[1,2]</sup> e, f) XPS spectra of W(4f) and Se(3d) core levels, respectively, on Au, SiO<sub>x</sub> and LiCGC substrate. The W(4f<sub>7/2</sub>) and W(4f<sub>5/2</sub>) doublet is centered at 33 and 35 eV. The Se(3d) core level show the doublet of Se(3d<sub>5/2</sub>) and Se(3d<sub>3/2</sub>) core levels at 55 and 56 eV. g, h) Secondary electron cutoff (SECO) and valence band (VB) spectra of WSe<sub>2</sub> on Au, SiO<sub>x</sub> and LiCGC substrate. i) Schematic illustration of the energy levels of WSe<sub>2</sub> on Au, SiO<sub>x</sub>, and LiCGC, respectively.

and Se(3d) core levels are shown in Figure 2e,f. The W(4f) core level doublet shows two peaks at 34 and 35 eV, corresponding to 4f<sub>7/2</sub> and 4f<sub>5/2</sub> of W<sup>4+</sup> from WSe<sub>2</sub>, respectively. These values are in agreement with previous reports.<sup>[52,25]</sup> The doublet is shifted toward higher binding energy by 0.2 eV on the SiO<sub>x</sub> and LiCGC substrates compared to the position of the core level measured on the Au substrate used for exfoliation. An overview of the core level peak positions on the different substrates can be found in Table S1. The spectrum of the Se(3d) core level shows the doublet at 55 and 56 eV, attributed to 3d<sub>5/2</sub> and 3d<sub>3/2</sub> of Se<sup>2-</sup>, respectively.<sup>[25,53]</sup> The same shift to higher binding energies of 0.2 eV is observed on SiO<sub>x</sub> and LiCGC substrates compared to the Au substrate (see below for more details). To demonstrate the complete removal of Au by the etchant, the Au(4f) core level energy range is displayed for all three substrates. The 4f doublet, visible at 84.6 and 88.5 eV for the Au substrate, is absent in case of SiO<sub>x</sub> and LiCGC substrate (see Figure S5, Supporting Information).

To gain information about the electronic properties of WSe<sub>2</sub> on the three substrates, the secondary electron cutoff (SECO) and valence band (VB) regions were investigated by ultraviolet photoelectron spectroscopy (UPS). Figure 2g,h display the SECO and VB spectra, respectively, from which the work function ( $\Phi$ ) and the hole injection barrier (HIB) were extracted. The  $\Phi$ , determined as the difference between the vacuum level and the Fermi level ( $E_F$ ), is smaller on SiO<sub>x</sub> (3.95 eV) compared to the values measured on Au and LiCGC (4.20 and 4.30 eV, respectively). The HIB, determined as the difference between the VB onset and  $E_F$ , is larger on SiO<sub>x</sub> and LiCGC (0.24 and 0.31 eV, respectively) com-

pared to the value measured on Au (1.01 eV). The HIB can be used to predict the n-/p-nature of a semiconductor if the value of  $E_g$  is known. However, it is crucial to accurately estimate the value of  $E_g$  for 2D TMDCs. Unlike conventional bulk semiconductors,  $E_g$  is not a constant value for this class of materials due to its high sensitivity to its dielectric environment. As demonstrated in our previous reports,<sup>[54,55]</sup> the  $E_g$  of 2D TMDCs is highly dependent on dielectric screening by the supporting substrate. An accurate value for  $E_g$  can be calculated via the expanded Schottky-Mott rule as:

$$E_g(\epsilon_r) = E_g(\epsilon_r = \infty) + \alpha/\epsilon_r \quad (1)$$

where  $E_g(\epsilon_r)$  is the band gap of the TMDC on a substrate with the dielectric constant  $\epsilon_r$ ,  $E_g(\epsilon_r = \infty)$  is the band gap of the TMDC on a substrate with infinite dielectric constant ( $\epsilon_r = \infty$ ) and  $\alpha$  is an empirical constant. For detailed explanation, we refer the reader to our previous reports.<sup>[54,55]</sup> Table 1 summarizes the energy

**Table 1.** Energy level of WSe<sub>2</sub> on Au, SiO<sub>x</sub> and LiCGC. The value for  $E_g(\epsilon_r = \infty)$  is taken from literature.<sup>[56]</sup>  $E_g(\epsilon_r)$  was calculated according to Formula 1. All values are given in eV.

	$\Phi$	HIB	$E_g[\epsilon_r = \infty]$	$E_g[\epsilon_r]$	EIB
WSe <sub>2</sub> on Au	4.20	1.01	1.75	1.75	0.74
WSe <sub>2</sub> on SiO <sub>x</sub>	3.95	1.25	1.75	1.98	0.73
WSe <sub>2</sub> on LiCGC	4.30	1.32	1.75	1.78	0.46

levels for WSe<sub>2</sub> on the three different substrates. The reported values for  $\Phi$  and HIB are experimentally measured via UPS. The  $E_g(\epsilon_r)$  is calculated employing the expanded Schottky-Mott rule as given above. The electron injection barrier (EIB) is calculated as the difference between  $E_g(\epsilon_r)$  and the HIB. The value for  $E_g(\epsilon_r = \infty)$  is taken from our previous report<sup>[56]</sup> for WSe<sub>2</sub> on Au (1.75 eV), considering  $\epsilon_r$  for metal infinite. The value for  $\epsilon_r$  for LiCGC and SiO<sub>x</sub> were taken from literature and are 35 and 3.9, respectively.<sup>[57,58]</sup> An empirical value  $\alpha$  of 0.9 eV was chosen according to previous reports.<sup>[54,55]</sup> Figure 2i shows a schematic illustration of the energy level of WSe<sub>2</sub> on the three substrates. WSe<sub>2</sub> on Au exhibits a  $E_g$  of 1.8 eV with a HIB of 1.0 eV and an EIB 0.7 eV. On the SiO<sub>x</sub> and LiCGC  $E_g$  are calculated accordingly to Equation (1) to be 2.0 and 1.8 eV, respectively. Given the smallest dielectric constant of SiO<sub>x</sub> in this series, the consequent renormalization of  $E_g$  on this substrate results in the largest. The measured HIBs are 1.3 eV (on both substrates) and the calculated EIB on SiO<sub>x</sub> results the same as on Au (0.7 eV) and 0.5 eV on LiCGC. The results indicate that WSe<sub>2</sub> has n-character on all three substrates. However, on the SiO<sub>x</sub> and LiCGC substrate the n-type character is stronger with respect to the Au substrate. This is consistent with the XPS measurements, where the Se(3d) and the W(4f) core levels exhibit a corresponding rigid shift toward higher binding energies, as a shift of the  $E_F$  should correlate with a shift of the core level binding energies.<sup>[25]</sup>

It should be mentioned that the VB spectra were measured at the  $\gamma$ -point with  $\pm 10^\circ$  integration angle. We notice that the obtained spectra are considerably broadened compared to literature, where a sharp and intense peak is usually reported at  $\gamma$ . This is attributed the sample surface not being atomically clean, as the sample did not undergo an additional in-situ cleaning procedure. As a result, incoherent scattering by surface contaminants occurs upon photoemission and no angular dispersion can be observed. This is because the spectra then represent an integration over the whole Brillouin Zone. Consequently, the determined VB onset of emission is attributed to the global VB maximum originating from the K-point.

## 2.5. Electric Characterization of Transferred 1L-WSe<sub>2</sub> in a FET

After the thorough characterization via various spectroscopic methods, the electronic properties of the of the 1L-WSe<sub>2</sub> are investigated in a FET. Figure 3a illustrates a schematic of the device cross section. Moving from bottom to top, the device consists of six layers: an Au/Cr layer, a LiCGC substrate and WSe<sub>2</sub> stacked with extension contacts consisting of a layer of Al<sub>2</sub>O<sub>3</sub>/SiO<sub>x</sub> and Cr/Au, and a source and drain electrode consisting of Pt/Ag. The bottom Au/Cr layer serves as the gate contact. LiCGC was chosen for the fabrication of FET operating at ultra-low voltages. LiCGC is a solid-state electrolyte which is both the supporting substrate and a highly efficient gating material.<sup>[51,59]</sup> Its ability to work as a gating substrate in FETs originates from the formation of an electric double layer (EDL) when a bias is applied. The EDL has an extension of less than one nanometre at the interface with the channel material.<sup>[51]</sup> This results in a large effective capacitance ( $\approx 0.9 \mu\text{F cm}^{-2}$ , see Figure S6 for more details), allowing for high device performance at low-voltages.<sup>[51,59]</sup> The next layer of the device is 1L-WSe<sub>2</sub> which serves as channel material. When


employing LiCGC substrates, the source and drain contacts (S and D) must be fabricated as small as possible. This minimizes undesired gate currents, originating from electrochemical reactions between Li<sup>+</sup> ions and the metal contacts.<sup>[51]</sup> Given the small dimension of the source and drain electrodes, it is necessary to fabricate extension contacts (ECs) used to externally connect the device. The extension contacts are electrically decoupled from the LiCGC substrate and WSe<sub>2</sub> by an insulating Al<sub>2</sub>O<sub>3</sub>/SiO<sub>x</sub> layer. Al<sub>2</sub>O<sub>3</sub> serves here as adhesion layer between LiCGC/WSe<sub>2</sub> and SiO<sub>x</sub>.<sup>[51]</sup> The fabrication of the devices is discussed in detail in the experimental section. A microscope image of the channel region of a typical device is depicted in Figure 3b. The large golden contacts are the electrically decoupled ECs (Al<sub>2</sub>O<sub>3</sub>/SiO<sub>x</sub>/Cr/Au), connected to the 20 × 50  $\mu\text{m}$  1L-WSe<sub>2</sub> channel via small-area Pt/Ag electrodes.

15 FETs were electrically characterized. The output and transfer curves were investigated and the ON/OFF ratio, the sub-threshold swing (SS), the mobility ( $\mu$ ) and the threshold voltage ( $V_{th}$ ) for electrons and holes were extracted from the curves. The devices displayed high reproducibly, which can be seen in a summary of the key characteristics in Figure S7 in the Supporting information. In the following text, we will discuss in detail the curves of one of the 15 devices. All measurements were performed in inert nitrogen atmosphere at room temperature.

A typical output and transfer curve is reported in Figure 3c,d, respectively. The output curve in Figure 3c displays the source-drain current  $I_{ds}$  plotted against the source-drain voltage  $V_{ds}$  measured at different constant gate voltages  $V_g$ . The curve shows textbook-like transistor behavior, displaying a steep SS (200 mV/dec) in the linear region followed by an ideal saturation region identifying parabolic locus of pinch off voltage (indicated with the black dashed line). This ideal behavior reflects the high quality of the 1L-WSe<sub>2</sub> employed as channel material. The operation at low gate voltages is a consequence of the large effective capacitance achieved due to the EDL in the LiCGC substrate.

The transfer measurements were conducted utilizing the dual channel pulsed I-V (PIV) method.<sup>[60]</sup> This approach involves a short turn-on time ( $t_{on} = 10^{-2}$  s) followed by a long turn-off time ( $t_{off} = 10^{-1}$  s) after each point of measurement. During  $t_{off}$  a base voltage ( $V_{base} = V_g$  and  $V_{ds}$ ) of 0 V is applied. This enables charge carriers to be released of bias stress caused by  $V_g$  and  $V_{ds}$  during  $t_{on}$  and effectively eliminates hysteric behaviors in TMDC FETs.<sup>[60]</sup>

The transfer curve displayed in Figure 3d in semi-logarithmic scale is the module of the source-drain current  $|I_{ds}|$  plotted against the  $V_g$  measured at  $V_{ds} = 1$  V (during  $t_{on}$ ). The blue and red regions indicate where the electron and hole transport occur, respectively. The module of the gate current  $|I_{gs}|$  is reported in the grey line. The arrows indicate the sweep direction. The device displays ambipolar transport behavior with SS of 100 and 140 mV dec<sup>-1</sup> for electron and hole current, respectively. The ON/OFF current ratio is as high as six orders of magnitude, while the gate current remains below 2 nA. An upward and downward peak at -0.8 and 0.6 V, respectively, can be seen in the gate current. The peaks are attributed to hole and electron accumulation at the interface between LiCGC and the channel and we exclude electrochemical phenomena.<sup>[51]</sup> This interpretation is based on the measurement with a reference electrode. The reference



**Figure 3.** a) Schematic of the cross section of 1L-WSe<sub>2</sub> FETs on LiCGC substrates. b) Microscope image of a typical device comprised of extension, source, and drain contacts (S, D, ECs, respectively) with 1L-WSe<sub>2</sub> channel dimensions of 20 × 50 μm. c) Output characteristics LiCGC-gated 1L-WSe<sub>2</sub> FETs. d) Respective ambipolar transfer characteristics measured at V<sub>ds</sub> = 1 V. The red and blue regions indicate the electron and hole currents, respectively. The gate current I<sub>gs</sub> is plotted in the same scale in grey, and the arrows indicate the sweep direction. e) Carrier mobility μ against V<sub>g</sub>. f) The transfer curve measured at 0.05 V against V<sub>ref</sub>, the potential measured with a reference electrode near the channel. The E<sub>g</sub> can be extracted as E<sub>g</sub> = e(V<sub>th</sub><sup>e</sup> - V<sub>th</sub><sup>h</sup>), with V<sub>th</sub><sup>e</sup> and V<sub>th</sub><sup>h</sup> representing the threshold voltages for the electron and hole currents. The E<sub>g</sub> is 1.83 V.

electrode situated at near distance to the channel measures the potential V<sub>ref</sub>. A linear dependence of V<sub>ref</sub> to V<sub>g</sub> indicates the absence of interfacial electrochemical reactions.<sup>[51]</sup> For more details see Figure S11 in the Supporting information.

It is worth mentioning that measuring the FETs with a conventional, continuous sweep allows to reach SS as steep as 30 and 50 mV dec<sup>-1</sup>, ON/OFF ratios of up to 8 and 9 orders of magnitude for electron and hole currents, respectively (see Figure S11 in the Supporting information). These values set a new precedence for

LiCGC-gated 1L-WSe<sub>2</sub> FETs, with the SS being half the values as previously reported in literature.<sup>[51]</sup> However, these measurements suffer from hysteresis depending on the direction of the sweep, which we attribute to charge accumulations of Li<sup>+</sup> ions at the LiCGC-channel interface.

The low SS values of the devices indicate high quality of the channel and interface. From the SS the interface trap density  $D_{it}$  can be calculated.<sup>[12,61–64]</sup> The  $D_{it}$  is a key parameter for semiconductors, as it influences the SS and thereby the switching behavior of transistors. 2D material-based FETs often suffer from high  $D_{it}$ , which results in large SS and, due to limited electrostatic control, more power consumption.<sup>[64]</sup> The SS and the  $D_{it}$  relate via  $SS = \frac{kT}{q} \ln(10) \left(1 + \frac{qD_{it}}{C_{ox}}\right)$ , where  $k$  is Boltzmann constant,  $T$  the temperature,  $q$  the elementary charge and  $C_{ox}$  the capacitance per unit area of the gate (in this case the capacitance of the EDL of the LiCGC gate; for details see Figure S6 in the Supporting information). Values of  $\approx 10^{13}$  eV<sup>-1</sup>cm<sup>-2</sup> are obtained for the  $D_{it}$ , which is in good agreement with literature values for 1L-TMDC based FETs.<sup>[12,63,64]</sup>

The carrier mobility ( $\mu$ ) was extracted from the transfer measurements. Curves measured at 0.05 V were chosen and  $\mu$  was obtained using the equation:  $\mu = [L/(W \cdot C_{ox} \cdot V_{ds})] \cdot [dI_{ds}/dV_g]$ , where  $L$  and  $W$  are the channel length and width and  $[dI_{ds}/dV_g]$  the derivation of the curve  $I_{ds}$  against  $V_g$ . The mobility plotted against  $V_g$  is displayed in Figure 3e. Maximum electron and hole mobilities of 16 and 18 cm<sup>2</sup>V<sup>-1</sup>S<sup>-1</sup> are obtained (see Figure S12 in the Supporting information). Up to date there are no literature values for the mobilities for 1L-WSe<sub>2</sub> FETs from transfer curves of similar device structures. However, slightly higher values were measured employing Hall measurements on 1L-WSe<sub>2</sub> LiCGC-gated FETs. With this technique values of  $\approx 20$  and  $\approx 50$  cm<sup>2</sup> V<sup>-1</sup> S<sup>-1</sup> electrons and hole mobilities were obtained, respectively.<sup>[51]</sup> We note that the discrepancy between the mobilities extracted from transfer characteristics and those obtained via Hall measurements may be partially attributed to contact resistance at the metal/semiconductor interface. In particular, limited carrier injection at the contacts can lead to an underestimation of the field-effect mobility extracted from transfer curves, compared to Hall measurements that probe intrinsic transport properties more directly.

A summary of the values obtained for  $\mu$ , the SS, ON/OFF current ratios and  $V_{th}$  for 15 measured devices can be found in Figure S7 and Table S2 in the Supporting Information. For comparison, Table S2 (Supporting Information) also includes data from three state-of-the-art reports on both CVD-grown and exfoliated WSe<sub>2</sub> single layers. While those studies report higher hole mobilities, the ON/OFF ratios are comparable or lower, and ambipolar behavior is not consistently demonstrated. Additionally, the here reported subthreshold swings are higher overall, highlighting the effective gate control and balanced performance achieved in our devices.

For reference, standard Si/SiO<sub>x</sub> bottom gate, top contact FETs were fabricated. Highly doped p++ type Si/SiO<sub>x</sub> (300 nm oxide layer) substrates served both as supporting substrate and as gate. Transferred 1L-WSe<sub>2</sub> used as channel material was stacked with Cr/Au contacts with the same channel dimensions as LiCGC-gated substrates (20 × 50 μm). Representative output and transfer curves are displayed in Figure S8 (Support-

ing Information). While functioning ambipolar Si/SiO<sub>x</sub>-gated devices were archived, the saturation current ( $I_{sat}$ ) was typically two orders of magnitude smaller (at 40× higher  $V_{gs}$  and 4× higher  $V_{ds}$ ) compared to LiCGC-gated devices. Furthermore, ON/OFF ratios were typically  $\sim 10^2$ , which corresponds to ratios six to seven orders of magnitudes lower at gate voltages 10× higher than their LiCGC-gated counterparts. These results clearly underscore the advantage of the solid-state electrolyte gating technique.

Figure 3f displays in semi-logarithmic scale a transfer curve measured at  $V_{ds} = 0.05$  V. The red and blue regions in the plot indicate where the electron and hole current occur, respectively. At low drain voltages such as this, ionic-gate spectroscopy can be performed to directly extract the  $E_g$  of a semiconductor from the transfer curve of the transistor.<sup>[51,65]</sup> The  $E_g$  is given by the voltage difference between the electron and hole current onsets, which are determined by the current cutoff threshold voltages of the electron and hole currents, respectively.<sup>[65]</sup> This is expressed as  $E_g = e(V_{th}^e - V_{th}^h)$ , with  $V_{th}^e$  and  $V_{th}^h$  representing the threshold voltages for the electron and hole currents. For ionic-gate spectroscopy  $I_{ds}$  is plotted against  $V_{ref}$ , the potential measured by a reference electrode. This electrode measures the potential at the top of the LiCGC substrate near the channel, hence the voltage the channel material is experiencing, rather than the to the bottom applied voltage  $V_g$ . In an ideal device, when the gate electrode undergoes a sweep of  $\Delta V_g$ , then the measured sweep at the reference  $\Delta V_{ref}$  should equal  $\Delta V_g$ . This can be used to monitor the gate efficiency, defined as  $\Delta V_{ref}/\Delta V_g$ , where the value of 1 indicates ideal gating efficiency.<sup>[51,65]</sup> If  $\Delta V_{ref}/\Delta V_g < 1$ , the extracted  $E_g$  from the  $I_{ds}$ - $V_g$  curve would not be accurate. Most of the investigated devices show  $\Delta V_{ref}/\Delta V_g = 0.99$ , indicating close to 100% gate efficiency. However, for more accuracy,  $I_{ds}$  is plotted against  $V_{ref}$  to extract  $E_g$  from the transfer curve. The measured value for  $E_g$  is 1.83 eV. This is in excellent agreement with the value for  $E_g$  calculated employing the expanded Schottky-Mott rule (see Formula 1). Figure S9 (Supporting Information) provides additional transfer curves used for  $E_g$ -extraction, along with corresponding plots of  $V_g$  versus  $V_{ref}$ , showing their linear relationship. Additionally, Figure S10 (Supporting Information) presents a representative transfer curve on a linear scale, illustrating the  $E_g$  extraction by interpolating the threshold voltages for electron and hole conduction.

### 3. Conclusion

We have demonstrated the exfoliation and transfer of centimeter-sized 1L-WSe<sub>2</sub>, where the dimensions and crystallinity of the 1Ls are solely limited by the parent crystal. We achieved this by employing a gold-mediated, thermally activated exfoliation process with template stripped exfoliation substrates combined with high-quality WSe<sub>2</sub> parent crystals. This approach yields ultra-smooth Au substrates, facilitating ideal vdW interaction between the Au template and the outer layer of the TMDC. Reaching 1L-areas up to 20 mm<sup>2</sup>, we provide an accessible and reliable method for producing large-area, high-quality WSe<sub>2</sub>, with minimal multi-layer contamination. Furthermore, we employed a gold-assisted, polymer-free transfer procedure, which transferred our 1Ls without identifiable loss in size or quality.

The quality of the exfoliated and transferred 1L-WSe<sub>2</sub> was confirmed through comprehensive characterization techniques, including Raman spectroscopy, PL measurements, XPS, UPS and electronic transport measurements. For the electric transport measurements, we fabricated FETs on solid-state electrolyte gating LiCGC substrates and set a new precedence for SS and ON/OFF current ratios for this device architecture. Furthermore, we demonstrate the possibility for ionic gate spectroscopy employing LiCGC substrates as gating material, which allows to extract the E<sub>g</sub> of the channel material directly from the transfer curves of the FETs. With this device architecture a steep SS as low as 30 and 50 mV dec<sup>-1</sup>, maximum mobility of 16 and 18 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, ON/OFF current ratios of ≈10<sup>8</sup> and ≈10<sup>9</sup> for electron and hole currents, respectively, were achieved, putting these devices on the top rank of 1L-WSe<sub>2</sub> devices in literature. The reliability of the material and device performance is demonstrated over a set of 15 fabricated devices.

The presented technique can be easily implemented in laboratories without needing expensive equipment like CVD. The availability of large-area, high-quality single layer TMDCs is key to advancing research and the development of these materials for electronics. Understanding their electrical properties enables the integration of 2D materials into semiconductor technologies, leading to simpler fabrication, further device miniaturization, and new nanoscale applications. Additionally, efficient large-scale layer transfer without losing size or quality of the 1L-TMDC could refocus research on optimizing large, high-quality bulk crystal growth. If the size and crystallinity of the exfoliated monolayer depend on the parent crystal, large-area 1L-TMDCs could be exfoliated and transferred, much like in silicon technology, where wafers are produced from bulk crystals.

## 4. Experimental Section

**Sample Cleaning:** All substrates were cleaned in an ultrasonic bath in deionized water, acetone, IPA, then dried under nitrogen flow. Afterward the substrates were plasma cleaned (0.35 mbar O<sub>2</sub>, 5 min, Diener Plasma cleaner) to remove hydrocarbon contamination.

**Metal Exfoliation Substrates:** The fabrication of ultra-smooth gold surfaces needed for the metal-assisted exfoliation followed the procedure as previously reported.<sup>[35,44]</sup> 100 nm Au and 900 nm Cu were deposited on highly polished Si wafers (Sigert Wafer, <100>, 525 μm thickness) via physical vapor deposition (≈ 1.0 Å s<sup>-1</sup> at 10<sup>-6</sup> mbar). Glass substrates were fixed onto the metal coated Si wafers with UV-curable epoxy resin (Osilla Encapsulation Epoxy S132) and UV cured (254 and 365 nm, 2 h).

**Metal-Assisted Exfoliation:** WSe<sub>2</sub> (2D semiconductors, synthetic crystal) was cleaved with heat resistant Kapton tape and transferred onto freshly template-stripped metal substrate. After annealing (200 °C, 120 s) the Kapton tape was removed from the substrate, leaving 1L-WSe<sub>2</sub> on the exfoliation substrate.

**Metal-Assisted Transfer:** Exfoliated 1L-WSe<sub>2</sub> on the exfoliation substrate was placed on aqueous FeCl<sub>3</sub> (33 wt.%) solution. The sample remained on the etchant until the Au/WSe<sub>2</sub> foil floated freely on top (12 h). The Au/WSe<sub>2</sub> foil was removed from the etchant with a clean glass slide and transferred onto DI water. This process was repeated two times to remove etchant residue. Subsequently, the foil was transferred into IPA, where the reduced surface tension allows the foil to sink and be flipped. The flipped foil can be fished out with the target substrate or carefully pushed on to the target substrate in the solution and the solution removed with a pipette. Afterward, the sample is dried (1 h) before an annealing step (150 °C, 30 min). Au is etched for 30 min with aqueous KI/I<sub>2</sub> etchant

(Sigma Aldrich, "Au etchant, standard"). To remove etchant residue the sample was rinsed with acetone and IPA, respectively.

**Scanning Force Measurements:** SFM was performed in air using a Bruker Dimension Icon using PeakForce Tapping with a PFQNE-AL tip (Bruker).

**Raman and Photoluminescence Measurements:** Raman and PL spectroscopy were performed using a confocal microscope setup (Horiba Ltd.) with a 532 nm Laser excitation source and 20x objective (≈ 3 μm laser spot size) using a 1800 and 600 L mm<sup>-1</sup> grating, respectively. The measurements were performed in ambient conditions.

**X-Ray and Ultraviolet Photoelectron Spectroscopy:** The XPS and UPS measurements were conducted in a Prevac ultra-high vacuum system (base pressure 1·10<sup>-10</sup> mbar), including an EA15 hemispherical analyzer, the Al k-alpha radiation of a monochromated X-ray source and a monochromated Helium discharge lamp using the Hel alpha emission line. The employed experimental energy resolutions were ca. 300 meV in XPS and 60 meV in UPS.

**Photolithography:** Photolithography was performed using a maskless aligner (Heidelberg μMLA, 390 nm LED light source). LOR and ECI3007 resists (MicroChemicals) were subsequently spin coated (4000 rpm, 180 s) and heat treated (180 and 100 °C, respectively). After the lithography process (115 mJ/9 def), AZ 726 MIF (MicroChemicals) was used as developer (90 s). Subsequently, deionized water was used to stop the developing process and rinse the substrate. The remover was rem-700 (MicroChemicals). All lithography steps were performed in a clean room with controlled humidity and temperature. A schematic illustration of the photolithography process is displayed in Figure S13 in the Supporting information.

**LiCGC-Gated FETs:** LiCGC AG-01 polished substrates were purchased from OHARA as 25.4×25.4 mm squared and 150 μm thick substrates with polished top and bottom surfaces. One side of the substrates (referred to as the top side from here on) was covered with a protective polymethylmethacrylat (PMMA) layer. On the other side (referred to as the bottom side from here on) a Cr(6 nm)/Au(50 nm) layer, serving as gate contact, was deposited via thermal evaporation. After the PMMA was removed from the top side, alignment marks were fabricated by employing photolithography followed by the thermal evaporation of Cr(6 nm)/Au(50 nm). The substrate was then cut into 8.5 × 8.5 mm pieces employing a wafer cutter. 1L-WSe<sub>2</sub> were transferred via metal-assisted transfer (as described above). The color code of 1L-WSe<sub>2</sub> on the ceramic under polarized microscope imaging was confirmed via PL and Raman measurements. Excessive 1L-WSe<sub>2</sub> was removed by etching (0.35 mbar O<sub>2</sub>, 5 min, Diener Plasma cleaner) employing photolithography. The extension and source and drain contacts (EC and SDC, respectively) were fabricated by two steps of photolithography method and subsequent oxide/metal evaporation. In the first step Al<sub>2</sub>O<sub>3</sub>/SiO<sub>x</sub>/Cr/Au (10/50/40 nm) was thermally evaporated following the first step of photolithography. In the second step Pt/Ag (10/100 nm) was evaporated overlaying the Al<sub>2</sub>O<sub>3</sub>/SiO<sub>x</sub>/Cr/Au layer and WSe<sub>2</sub> to create the contact between the EC and the SDC and the WSe<sub>2</sub> channel.

**Si/SiO<sub>x</sub>-Gated FETs:** Si-gated devices were prepared on transferred 1L-WSe<sub>2</sub> on highly doped p++ type Si/SiO<sub>x</sub> (300 nm oxide layer) substrates. The source and drain contacts were fabricated by thermal evaporation (≈ 1.0 Å s<sup>-1</sup> at 10<sup>-6</sup> mbar) of Cr(6 nm)/Au(50 nm) following photolithography method. Subsequently, a second cycle of photolithography was used for etching excessive single-layer WSe<sub>2</sub> around the channel regions using oxygen plasma (0.35 mbar O<sub>2</sub>, 5 min, Diener Plasma cleaner).

**Impedance Measurements:** The measurements were conducted using a Solartron Analytical ModuLab XM system, comprising the XM MAT 1 MHz module, XM MFRA 1 MHz module, and XM MHV 100 module. The device was biased at a constant DC voltage of 1 V. An AC voltage with an amplitude of 0.1 V rms was superimposed to perform the impedance spectroscopy. The frequency sweep ranged from 1 MHz to 0.1 Hz, utilizing 10 data points per decade. The collected impedance spectra were fitted using an equivalent circuit model to extract the capacitance values.

**Electronic Transport Measurements:** All measurements were performed under inert nitrogen atmosphere. Electrical connections were made using a MPS150 probe station (Cascade) and the device characterization

performed using a Keithley 4200A-SCS parameter analyzer, equipped with four source-measure units (4200-SMU).

**Static Analysis:** SFM and KPFM images were processed with the Gwyddion software. For UPS and PL measurements the Igor Pro 9 software from wavemetrics was used. The designs for photolithography were created and registered using optical microscope images in the AutoCAD software. For the electrical transport measurements SweepMe! Software was employed.

## Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

## Acknowledgements

The authors would like to acknowledge Paul Zybarth and Bodo Kranz for their continuous support in the lab. The authors gratefully acknowledge financial support by the Deutsche Forschungsgemeinschaft through CRC 951 (Project number 182087777). This work was carried out in the framework of the Joint Lab GEN\_FAB and was supported by the HySPRINT Innovation Lab at Helmholtz-Zentrum Berlin. The authors would like to thank Prof. Rabe for granting access to laboratory facilities. The authors acknowledge support by the Open Access Publication Fund of Humboldt-Universität zu Berlin.

## Conflict of Interest

The authors declare no conflict of interest.

## Data Availability Statement

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## Keywords

ambipolar, exfoliation, FET, LiCGC, TMDC, WSe<sub>2</sub>

Received: March 14, 2025  
Revised: May 15, 2025  
Published online: June 9, 2025

- [1] D. Akinwande, C. Huyghebaert, C.-H. Wang, M. I. Serna, S. Goossens, L.-J. Li, H.-S. P. Wong, F. H. L. Koppens, *Nature* **2019**, 573, 507.
- [2] Y. Liu, X. Duan, Y. Huang, X. Duan, *Chem. Soc. Rev.* **2018**, 47, 6388.
- [3] K. K. Young, *IEEE Transact. Electr. Dev.* **1998**, 36, 399.
- [4] C. Liu, H. Chen, S. Wang, Q. Liu, Y.-G. Jiang, D. W. Zhang, M. Liu, P. Zhou, *Nat. Nanotechnol.* **2020**, 15, 545.
- [5] S. Wang, X. Liu, P. Zhou, *Adv. Mater.* **2022**, 34, 2106886.
- [6] H. Fang, S. Chuang, T. C. Chang, K. Takei, T. Takahashi, A. Javey, *Nano Lett.* **2012**, 12, 3788.
- [7] W. Hu, Z. Sheng, X. Hou, H. Chen, Z. Zhang, D. W. Zhang, P. Zhou, *Small Methods* **2021**, 5, 2000837.
- [8] T. Irisawa, O. Numata, T. Tezuka, N. Sugiyama, S. Takagi, *Int. Electron Devices Meeting November 2006*, 53, 2809-2815.
- [9] K. Uchida, H. Watanabe, A. Kinoshita, J. Koga, T. Numata, S. Takagi, *Digest. Int. Electron Devices Meeting. IEEE*, San Francisco, CA, USA **2002**.

- [10] Q. H. Wang, K. Kalantar-Zadeh, A. Kis, J. N. Coleman, M. S. Strano, *Nat. Nanotechnol.* **2012**, 7, 699.
- [11] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, A. Kis, *Nat. Nanotechnol.* **2011**, 6, 147.
- [12] G. Lee, S. Oh, J. Kim, J. Kim, *ACS Appl. Mater. Interfaces* **2020**, 12, 23127.
- [13] Z. Wang, Q. Li, Y. Chen, B. Cui, Y. Li, F. Besenbacher, M. Dong, *NPG Asia Mater.* **2018**, 10, 703.
- [14] Y. Zhao, J. Wei, H. Li, Y. Yan, W. Zhou, D. Yu, Q. Zhao, *Adv. Funct. Mater.* **2016**, 27, 1.
- [15] H. Wang, L. Yu, Y.-H. Lee, Y. Shi, A. Hsu, M. L. Chin, L.-J. Li, M. Dubey, J. Kong, T. Palacios, *Nano Lett.* **2012**, 12, 4674.
- [16] S. Das, J. Appenzeller, *Appl. Phys. Lett.* **2013**, 103, 103501.
- [17] M.-A. Stoeckel, M. Gobbi, T. Leydecker, Y. Wang, M. Eredia, S. Bonacchi, R. Verucchi, M. Timpel, M. V. Nardi, E. Orgiu, P. Samori, *ACS Nano* **2019**, 13, 11613.
- [18] W. Liu, J. Kang, D. Sarkar, Y. Khatami, D. Jena, K. Banerjee, *Nano Lett.* **2013**, 13, 1983.
- [19] H. G. Ji, P. Solís-Fernández, D. Yoshimura, M. Maruyama, T. Endo, Y. Miyata, S. Okada, H. Ago, *Adv. Mater.* **2019**, 31, 1903613.
- [20] G. V. Resta, Y. Balaji, D. Lin, I. P. Radu, F. Catthoor, P.-E. Gaillardon, G. De Micheli, *ACS Nano* **2018**, 12, 7039.
- [21] G. V. Resta, S. Sutar, Y. Balaji, D. Lin, P. Raghavan, I. Radu, F. Catthoor, A. Thean, P.-E. Gaillardon, G. de Micheli, *Sci. Rep.* **2016**, 6, 29448.
- [22] H. Fang, M. Tosun, G. Seol, T. C. Chang, K. Takei, J. Guo, A. Javey, *Nano Lett.* **2013**, 13, 1991.
- [23] L. Yu, A. Zubair, E. J. G. Santos, X. Zhang, Y. Lin, Y. Zhang, T. Palacios, *Nano Lett.* **2015**, 15, 4928.
- [24] J. Sun, Y. Wang, S. Guo, B. Wan, L. Dong, Y. Gu, C. Song, C. Pan, Q. Zhang, L. Gu, F. Pan, J. Zhang, *Adv. Mater.* **2020**, 32, 1906499.
- [25] R. Zhang, D. Drysdale, V. Koutsos, R. Cheung, *Adv. Funct. Mater.* **2017**, 27, 1702455.
- [26] L. Kong, X. Zhang, Q. Tao, M. Zhang, W. Dang, Z. Li, L. Feng, L. Liao, X. Duan, Y. Liu, *Nat. Commun.* **2020**, 11, 1866.
- [27] Y. Wang, H. Sun, Z. Sheng, J. Dong, W. Hu, D. Tang, Z. Zhang, *Nano Res.* **2023**, 16, 12713.
- [28] M. Tosun, S. Chuang, H. Fang, A. B. Sachid, M. Hettick, Y. Lin, Y. Zeng, A. Javey, *ACS Nano* **2014**, 8, 4948.
- [29] S. Das, M. Demarteau, A. Roelofs, *ACS Nano* **2014**, 8, 11730.
- [30] E. J. Meijer, D. M. de Leeuw, S. Setayesh, E. van Veenendaal, B.-H. Huisman, P. W. M. Blom, J. C. Hummelen, U. Scherf, T. M. Klapwijk, *Nat. Mater.* **2003**, 2, 678.
- [31] K. S. Kim, D. Lee, C. S. Chang, S. Seo, Y. Hu, S. Cha, H. Kim, J. Shin, J.-H. Lee, S. Lee, J. S. Kim, K. H. Kim, J. M. Suh, Y. Meng, B.-I. Park, J.-H. Lee, H.-S. Park, H. S. Kum, M.-H. Jo, G. Y. Yeom, K. Cho, J.-H. Park, S.-H. Bae, J. Kim, *Nature* **2023**, 614, 88.
- [32] M. Velický, G. E. Donnelly, W. R. Hendren, S. McFarland, D. Scullion, W. J. I. DeBenedetti, G. C. Correa, Y. Han, A. J. Wain, M. A. Hines, D. A. Muller, K. S. Novoselov, H. D. Abruña, R. M. Bowman, E. J. G. Santos, F. Huang, *ACS Nano* **2018**, 12, 10463.
- [33] F. Liu, W. Wu, Y. Bai, S. H. Chae, Q. Li, J. Wang, J. Hone, X.-Y. Zhu, *Science* **2020**, 903.
- [34] H. Li, J. Wu, Z. Yin, H. Zhang, *Acc. Chem. Res.* **2014**, 47, 1067.
- [35] M. Heyl, D. Burmeister, T. Schultz, S. Pallasch, G. Ligorio, N. Koch, E. J. W. List-Kratochvil, *Phys. Status Solidi* **2020**, 14, 2000408.
- [36] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva, A. A. Firsov, *Science* **2004**, 306, 666.
- [37] C. Lee, H. Yan, L. E. Brus, T. F. Heinz, J. Hone, S. Ryu, *ACS Nano* **2010**, 4, 2695.
- [38] G. Z. Magda, J. Peto, G. Dobrik, C. Hwang, L. P. Biró, L. Tapasztó, *Sci. Rep.* **2015**, 5, 14714.
- [39] J. K. Hedlund, A. V. Walker, *Langmuir* **2020**, 36, 682.
- [40] H. Hakkinen, *Nat. Chem.* **2012**, 4, 443.

- [41] Y. Huang, Y.-H. Pan, R. Yang, L.-H. Bao, L. Meng, H.-L. Luo, Y.-Q. Cai, G.-D. Liu, W.-J. Zhao, Z. Zhou, L.-M. Wu, Z.-L. Zhu, M. Huang, L.-W. Liu, L. Liu, P. Cheng, K.-H. Wu, S.-B. Tian, C.-Z. Gu, Y.-G. Shi, Y.-F. Guo, Z. G. Cheng, J.-P. Hu, L. Zhao, G.-H. Yang, E. Sutter, P. Sutter, Y.-L. Wang, W. Ji, X.-J. Zhou, et al., *Nat. Commun.* **2020**, *11*, 2453.
- [42] Z.-X. Hu, X. Kong, J. Qiao, B. Normand, W. Ji, *Nanoscale* **2016**, *8*, 2740.
- [43] L. Ma, Y. Wang, Y. Liu, *Chem. Rev.* **2024**, *124*, 2583.
- [44] M. Heyl, S. Grützmacher, S. Rühl, G. Ligorio, N. Koch, E. J. W. List-Kratochvil, *Adv. Mater. Interfaces* **2022**, *9*, 2200362.
- [45] M. Heyl, E. J. W. List-Kratochvil, *Appl. Phys. A* **2022**, *129*, 1.
- [46] S. B. Desai, S. R. Madhvapathy, M. Amani, D. Kiriya, M. Hettick, M. Tosun, Y. Zhou, M. Dubey, J. W. Ager, D. Chrzan, A. Javey, *Adv. Mater.* **2016**, *28*, 4053.
- [47] M. Beijersbergen, S. Kraft, M. Bavdaz, D. H. Lumb, R. Guenther, M. Collon, A. L. Mieremet, R. Fairbend, A. Peacock, *Proc. SPIE* **2004**, *5539*.
- [48] M. Della Ciana, A. Kovtun, C. Summonte, A. Candini, D. Cavalcoli, D. Gentili, R. Nipoti, C. Albonetti, *Langmuir* **2023**, *39*, 12430.
- [49] H. Li, G. Lu, Y. Wang, Z. Yin, C. Cong, Q. He, L. Wang, F. Ding, T. Yu, H. Zhang, *Small* **2013**, *9*, 1974.
- [50] H. Zhou, C. Wang, J. C. Shaw, R. Cheng, Y. Chen, X. Huang, Y. Liu, N. O. Weiss, Z. Lin, Y. Huang, X. Duan, *Nano Lett.* **2015**, *15*, 709.
- [51] C. Cao, M. Melegari, M. Philippi, D. Domaretskiy, N. Ubrig, I. Gutiérrez-Lezama, A. F. Morpurgo, *Adv. Mater.* **2023**, *35*, 2211993.
- [52] J.-K. Huang, J. Pu, C.-L. Hsu, M.-H. Chiu, Z.-Y. Juang, Y.-H. Chang, W.-H. Chang, Y. Iwasa, T. Takenobu, L.-J. Li, *ACS Nano* **2014**, *8*, 923.
- [53] H. Liu, S. Hussain, A. Ali, B. A. Naqvi, D. Vikraman, W. Jeong, W. Song, K.-S. An, J. Jung, *RSC Adv.* **2018**, *8*, 25514.
- [54] S. Grützmacher, M. Heyl, M. V. Nardi, N. Koch, E. J. W. List-Kratochvil, G. Ligorio, *Adv. Mater. Interfaces* **2023**, *10*, 2300276.
- [55] S. Park, T. Schultz, D. Shin, N. Mutz, A. Aljarb, H. S. Kang, C.-H. Lee, L.-J. Li, X. Xu, V. Tung, E. J. W. List-Kratochvil, S. Blumstengel, P. Amsalem, N. Koch, *ACS Nano* **2021**, *15*, 14794.
- [56] S. Park, N. Mutz, T. Schultz, S. Blumstengel, A. Han, A. Aljarb, L.-J. Li, E. J. W. List-Kratochvil, P. Amsalem, N. Koch, *2D Mater.* **2018**, *5*, 025003.
- [57] J. Robertson, *Eur. Phys. J. Appl. Phys.* **2004**, *28*, 265.
- [58] A. Kumar, T. M. Arruda, A. Tselev, I. N. Ivanov, J. S. Lawton, T. A. Zawodzinski, O. Butyayev, S. Zayats, S. Jesse, S. V. Kalinin, *Sci. Rep.* **2013**, *3*, 1621.
- [59] M. H. Alam, Z. Xu, S. Chowdhury, Z. Jiang, D. Taneja, S. K. Banerjee, K. Lai, M. H. Braga, D. Akinwande, *Nat. Commun.* **2020**, *11*, 3203.
- [60] J.-M. Park, I.-T. Cho, W.-M. Kang, B.-G. Park, J.-H. Lee, *Appl. Phys. Lett.* **2016**, *109*, 053503.
- [61] T. Hori, *Gate Dielectrics and MOS ULSIs*, Springer, Heidelberg Germany **1997**, *22* p. 353.
- [62] W. Xu, H. Wang, L. Ye, J. Xu, *J. Mater. Chem. C* **2014**, *2*, 5389.
- [63] Z. Yao, J. Liu, K. Xu, E. K. C. Chow, W. Zhu, *Sci. Rep.* **2018**, *8*, 5221.
- [64] F. Ali, H. Choi, N. Ali, Y. Hassan, T. D. Ngo, F. Ahmed, W.-K. Park, Z. Sun, W. J. Yoo, *Adv. Electron. Mater.* **2024**, *10*, 2400071.
- [65] I. Gutiérrez-Lezama, N. Ubrig, E. Ponomarev, A. F. Morpurgo, *Nat. Rev. Phys.* **2021**, *3*, 508.