Progress in and potential of liquid phase crystallized silicon solar cells

Cham Thi Trinh\textsuperscript{a}, Rutger Schlatmann\textsuperscript{b}, B. Rech\textsuperscript{a}, Daniel Amkreutz\textsuperscript{a*},

\textsuperscript{a)Institute Silicon Photovoltaics, Helmholtz-Zentrum Berlin für Materialien und Energie GmbH (HZB), Berlin, Germany

\textsuperscript{b)PVcomB, Helmholtz-Zentrum Berlin für Materialien und Energie GmbH (HZB), Berlin, Germany

Corresponding author: daniel.amkreutz@helmholtz-berlin.de, phone: +49 (0) 30 8062-15487

Abstract

Liquid phase crystallization of silicon (LPC-Si) offers great potential for high-quality Si films and a cost effective fabrication technique for thin crystalline silicon solar cells on glass. In this work, we report on the progress on LPC-silicon at HZB in the past years. Beginning with a brief description of the fabrication process, we summarize the work on the different contact systems developed for these absorbers before focusing on the interdigitated back contact architecture on which the highest efficiencies were reported. State-of-the art cells form the basis for a detailed discussion of the status of this technology. We investigate the current loss mechanisms and explore the potential for further improvement. Finally, based on this comprehensive quality assessment, we develop a roadmap to increase the cell efficiencies to wafer-equivalent values.

Introduction

In this work, we review on the progress on crystalline silicon on glass formed using liquid phase crystallization (LPC) method. This technology enables the direct growth of multi-crystalline silicon layers on glass substrates as alternative to standard wafer based photovoltaics. LPC can be a considered as an alternative method to conventional ingot casting and wafering. In the past years, a significant improvement in both maximum open circuit voltage – as parameter for bulk & surface quality – as well as conversion efficiency was demonstrated (figure 1). Recently, we showed a new in-house record of 14.2\% on a silicon heterojunction solar cell with interdigitated back contact (IBC) system [Trinh18]. The application of such a design was made possible by careful optimization of the materials used for front-side passivation. That is, the layer stack between glass substrate and absorber (interlayer, IL). The focus on this paper lies on the requirements and comparison of contact systems that can be applied to LPC absorbers on glass. First, we describe briefly the fabrication process of the absorbers, followed by a summary of the morphological and electronic properties. This section provides the requirements on the contact system, followed by a short overview of the different concepts and results achieved in the past. Next, we focus on the design rules for IBC cells and present the influence of the contact geometry on the electronic performance of these devices. Finally, we summarize the current status of liquid phase crystallized silicon on glass and discuss the present limitations. The aim is to provide a roadmap for the further development of LPC-Si in order to achieve efficiencies over 18\% on module level.
Formation and properties of LPC absorbers

During the past years, different substrates, deposition processes and materials were investigated by us and other groups [Plentz14, Dore13] to increase the electronic and / or optical quality of LPC silicon. In this section we first describe the deposition process and materials used for our current state of the art LPC absorbers. Possible alternatives are described at the end of this section. Beginning with an alkaline glass cleaning step using an aqueous solution of Mucasol® in a commercial glass washing machine (Miele), a interlayer stack is deposited on the Corning Eagle XG 1.1mm thick glass substrates by means of plasma enhanced chemical vapor deposition (PECVD). Best results are achieved using a triple stack of silicon dioxide (SiO<sub>x</sub>, thickness 220nm), silicon nitride (SiN<sub>x</sub>, thickness 65nm) and subsequent plasma oxidization in N<sub>2</sub>O ambient to form an approximately 10 nm thin oxynitride layer (SiON<sub>x</sub>). Whereas the first oxide layer acts as diffusion barrier, the combination of the nitride and oxynitride provides both anti-reflective-properties (AR) and a high level of surface passivation, combining field effect and chemical passivation [Preissler17a].

Next, the silicon precursor layer is deposited by high-rate electron-beam evaporation at surface temperatures of 500°C and a deposition rate of 500 nm/min. At this step no dopants are provided to avoid cross-contamination of the deposition system when switching n- or p-type. Instead, absorber doping is provided by subsequent PECVD deposition of an a-Si:H(n or p) layer followed by a SiO<sub>x</sub> capping layer to avoid contamination of the silicon during melt crystallization. The precursor stack is processed without vacuum-break using a Von Ardenne CS400PS integrated PECVD/PVD cluster system. Next, liquid phase crystallization is performed by scanning a line shaped CW-diode laser with constant scanning speed of 3 mm/s over the preheated glass substrates. After crystallization the silicon oxide capping layer is removed using hydrofluoric acid and approximately 300 nm of the top silicon layer is removed using a combination of phosphoric-, nitric-, and hydrofluoric acid (‘poly-Si etch’) to remove segregated impurities that might have formed during crystallization. After this treatment, the samples receive a plasma hydrogenation step [Gorka09] to passivate bulk defects such as dangling bonds and further enhance front-side passivation.
Plasma damage is removed by a second poly-Si etch step. For light-trapping, the surface is textured using a simple KOH based treatment to form random pyramids.

**Table 1**: Comparison of different precursor layer stacks and cells results (SHJ: silicon heterojunction, DJ: diffused junction)

<table>
<thead>
<tr>
<th>Interlayer stack</th>
<th>IL deposition</th>
<th>contact system</th>
<th>Absorber doping</th>
<th>Voc max. [mV]</th>
<th>Eff</th>
<th>Junction type</th>
<th>Ref</th>
</tr>
</thead>
<tbody>
<tr>
<td>ONO</td>
<td>PECVD</td>
<td>IBC</td>
<td>n</td>
<td>651</td>
<td>13.2%</td>
<td>SHJ</td>
<td>[Sonntag17]</td>
</tr>
<tr>
<td>ON</td>
<td>PECVD</td>
<td>IBC</td>
<td>n</td>
<td>642</td>
<td>12.5%</td>
<td>SHJ</td>
<td>[Preissler17b]</td>
</tr>
<tr>
<td>ON(ON)</td>
<td>PECVD</td>
<td>IBC</td>
<td>n</td>
<td>654</td>
<td>14.2%</td>
<td>SHJ</td>
<td>[Trinh18]</td>
</tr>
<tr>
<td>NO(ON)</td>
<td>PVD</td>
<td>FrontERA</td>
<td>n</td>
<td>632</td>
<td>11.8%</td>
<td>SHJ</td>
<td>[Amkreutz14]</td>
</tr>
<tr>
<td>NO(ON)</td>
<td>PECVD</td>
<td>PCS</td>
<td>n</td>
<td>649</td>
<td>12.1%</td>
<td>SHJ</td>
<td>[Frijnts15]</td>
</tr>
<tr>
<td>ON</td>
<td>PVD</td>
<td>PCS</td>
<td>p</td>
<td>585</td>
<td>11.7%</td>
<td>DJ</td>
<td>[Dore13]</td>
</tr>
<tr>
<td>NO(ON)</td>
<td>PECVD</td>
<td>FrontERA</td>
<td>p</td>
<td>618</td>
<td>11.8%</td>
<td>SHJ</td>
<td>[Frijnts15]</td>
</tr>
</tbody>
</table>

This finalizes the absorber preparation process. Possible alternatives to this process chain used by Helmholtz-Zentrum Berlin or other groups include the usage of Schott Borofloat®33, 3.3mm substrates [Weizman15], PECVD deposition of the interlayer stack and amorphous silicon absorber at low temperatures and subsequent annealing [Gabriel14, Calnan15] or deposition of a single silicon nitride passivation layer [Plentz14]. Table 1 summarizes these alternatives, achieved open circuit voltages and cell efficiencies. Before we concentrate on the contact system design, the absorber morphology is addressed. Figure 2 shows a photoluminescence image of a LPC absorber. The grain structure is clearly visible by grain-boundary recombination. The grains itself show a very low amount of intra-grain defects [Steffens14]. Numerical modelling of test cells and fitting of the measured internal quantum efficiency revealed a diffusion length above the absorber thickness, usually between 10 and 30 micrometers and a very low front surface recombination velocity, below 200 cm/s. However, aside from grain-boundary recombination, regions with a high amount of stacking faults and recombination activity (black circles in figure 2) are present. A detailed investigation by light-beam induced current (LBIC, [Sonntag17b]) and electron-beam induced current mappings (EBIC, [Seifert11]) revealed a significantly lower effective diffusion length below 2 micrometers in these regions. So far no dependency between grain orientation and recombination activity was determined. The grains are mostly random oriented on the substrate surface (5x5 cm or 10x10 cm) with a tendency towards (100) orientation. This tendency can be enhanced by fine-tuning the crystallization parameters [Kühnapfel15]. Measurements of the surface roughness revealed a macroscopic waviness in the mm range of the glass due to stress release during crystallization with an amplitude of approximately 100 micrometers.
Contact systems for liquid phase crystallized silicon

Based on the electronic and morphological properties of LPC absorbers presented before, the perquisites for a suitable cell and contact system are discussed. Probably the most obvious requirement is a single-sided approach because after LPC, the silicon-glass interface is not accessible (figure 3). For technological and practical reasons, the illumination – with one exception – will occur from the glass side i.e. superstrate illumination. As the implementation of a front-emitter or BSF or transparent front contact is technologically challenging and was not successfully demonstrated yet, all cell concepts and contact system exhibit a back-junction. This rendered the front-side passivation the most crucial parameter to work on in the past and explains the large amount of work on suitable interlayers [Dore13, Amkreutz14, Plentz14, Gabriel14, Calnan15, Preissler17a, Preissler17b]. Due to the characteristic diffusion length of minority carriers in the absorber layer, the emitter to BSF ratio has to be as large as possible (typically above 90%) to minimize electrical shading. This moves BSF passivation quality and contact resistance into focus for all approaches. Additional technological challenges are present, due to the imperfect surface flatness of the glass substrates after crystallization, which reduces the minimum feature size using photolithography to about 10 micrometers. Alternatively, these challenges can be circumvented using other structuring methods, such as laser ablation or ink-jet printing [Weizman15, Dore13]. Another issue of LPC absorbers is the occasional occurrence of cracks parallel to scanning direction. These cracks are typically between 1mm and 3 mm in length and render point contact systems (like PRECASH [Stangl08]) a suitable choice due to high shunt tolerance. However, it was found that finger-based contact systems can be used, if the fingers are aligned parallel to scanning direction. The first “industrial” contact system used for LPC silicon was initially developed by CSG solar for SPC material [Green04] and later modified by UNSW to fulfill the needs of these multi crystalline absorbers [Dore13]. This point-contact system (PCS) makes use of ink-jet structuring for absorber and emitter contact and the contact pitch is defined by the nozzle spacing of the applied print head. While cell efficiencies up to 11.7% were demonstrated by Dore et al. [Dore13], problems with the stability of the absorber contact were found and successfully avoided by a subsequent laser – firing step [Weizman14] of the absorber contact. Later, a replacement of the ink-jet process by all laser processing was demonstrated by Weizman et al. [Weizman15] and delivered a cell efficiency of 11.5%. As alternative, two finger-based contact systems were developed at HZB during the past years. Initially developed as a bifacial contact system, the so called FrontERA concept was introduced by Haschke et al. [Haschke13]. FrontERA makes use of two vertically aligned grids.
for absorber and emitter contacting that are insulated using organic resin. If used in superstrate configuration only, a white paint can be applied as rear reflector. However, at the current state of surface passivation quality the bifacial approach can be omitted in order to reduce process complexity. Especially the absence of an organic resin as insulator, which imposes additional processing and stability issues and the lower complexity gave rise to the development of an interdigitated back-contact system.

Figure 3: Cross section of the three contact systems applied to liquid phase crystallized silicon on glass: FrontERA bifacial contact system (left), point contact system (PCS, middle), interdigitated back contact system (IBC, right)

Interdigitated back contact cell design for LPC-Si

An IBC-SHJ cell design for LPC-Si was first introduced by Sonntag et al. [Sonntag15]. At that time, besides immature dielectric interlayers (ILs) engineering, IBC-SHJ fabrication process was not fully developed. There are various obstacles for the fabrication process: The first is patterning of the BSF structure, which is almost one order of magnitude narrower than for typical wafer cells due to the lower diffusion length in LPC absorbers. So the BSF width (W$_{BSF}$) should be as small as possible to prevent minority carrier loss at the BSF. At the same time, it should be large enough to prevent lift-off of the ITO/silver contact of BSF during fabrication process and provide a reliable ohmic contact to the absorber with low series resistance. Therefore, a pitch of 600 µm with W$_{BSF}$ of 60 µm was chosen for the first cells. The second obstacle is back-side surface texturing. Since the absorber is multi crystalline silicon, the surface after texturing includes pyramids, tilted pyramids or flat surfaces depending on initial crystal orientation. Inhomogeneity of the textured surface can lead to inhomogeneous surface passivation and varying contact resistance. Although the initially obtained fill factors (FF) for the IBC-SHJ cells shown in [Sonntag15], were lower than 60 %, the high values for the short circuit current density ($J_{sc}$) and open circuit voltage ($V_{oc}$) illustrated the potential of this type of cell on LPC-Si on glass. Later, cells with 13.2% efficiency and FFs of 69% and 75% were achieved for 13 µm-thick LPC-Si absorbers, with both high and low doping (N$_D$ of 1.2×10$^{16}$ and 1.2×10$^{17}$ cm$^{-3}$), thanks to optimized contact geometry, and development in ILs engineering [Sonntag17]. A larger pitch of 1200 µm and emitter coverage of 0.9 were chosen for contact design since it gives the best compromise between resistive loss and loss due to electrical shading compared to the former cell design. Besides, using metal-ion-free tetramethyl-ammonium hydroxide (TMAH) 2.5% solution for etching a-Si:H (n$^+$) BSF and developing during photolithography process for these cells has advantage of less contamination [Tabata92]. However, analysis of light beam induced current (LBIC) image revealed only poor current
collection under BSF fingers even at areas near the emitter what means that LPC-Si/ BSF interface passivation is still insufficient [Sonntag17, Sonntag17b].

Based on this IBC-SHJ fabrication process, we recently reported cells with 14.2 % efficiency for medium doped LPC-Si absorber ($N_D$ of $8\times10^{16}$ cm$^{-3}$), using the same contact geometry [Trinh18]. For this cell, $J_{sc}$, $V_{oc}$ and $FF$ are 29 mA/cm$^2$, 650 mV and 75 %, respectively. The higher efficiency obtained is due to optimized doping concentration, fine-optimization of the SHJ deposition process, and improvement in ILs engineering. In particular, $\text{SiO}_x/\text{SiN}_x/\text{SiO}_x\text{N}_y$ (ON(ON)) ILs, in which $\text{SiO}_x\text{N}_y$ was formed by plasma oxidation, resulted in enhancement of front surface passivation and bulk quality [Preissler17a]. Front surface recombination ($\text{SRV}_{\text{front}}$) of 100 cm/s and bulk lifetime ($\tau_{\text{bulk}}$) of 1.2 μs were estimated for this LPC-Si absorber. The effective diffusion length ($L_{\text{eff}}$) is estimated to 26 μm which is twice the thickness of the absorber. The calculated series resistance of this cell is 1.13 Ωcm$^2$ which is lower than that of the highly doped 13.2 % efficiency cell (1.32 Ωcm$^2$), indicating a significantly lower contact resistance.

**Figure 4:** $J_{sc}$, $FF$, $V_{oc}$ and $\eta$ of IBC-SHJ cells with $W_{\text{BSF}}$ of 60 (black diamonds) and 120 μm (open red dots) as functions of dopant density $N_D$. (measurements without AR foil)

Based on 2D simulations it is concluded that for the IBC cells a BSF width of 60 μm is ideal because it balances between shading loss and resistive loss [Trinh18]. However, this parameter
depends on the doping concentration of the absorber. For the low doped case, where $J_{sc}$ is high due to higher bulk lifetime and correspondingly higher diffusion length, the maximum efficiency is mainly limited by the FF due to contact resistance. Thus, a $W_{BSF}$ of 120 µm is better suited for this dopant concentration to reduce contact resistance. For highly doped absorbers on the other hand, it is possible to obtain high fill factors even for lower values of $W_{BSF}$, but for this case, efficiency is limited by $J_{sc}$. For a full understanding, cells with $W_{BSF}$ of 60 and 120 µm were prepared for various doping concentrations. To vary doping concentration, doped source layers (a-Si:H(n+)) were deposited with various phosphine flow rates of 0.2, 0.3, 0.7 and 1 sccm. Absorber preparation and cell fabrication process are the same as in [Sonntag17, Trinh18]. Figure 4 (a)-(d) shows short circuit current density, fill factor, open circuit voltage and efficiency of IBC-SHJ cells as a functions of $N_D$. One can see that $J_{sc}$ decreases and $V_{oc}$ increases with increasing $N_D$, as expected. The FF also increases with $N_D$ due to decrease in bulk resistance, especially for $W_{BSF}$ of 60 µm. The average FF for cells with higher BSF width is higher. The difference in average FF of these two cell types becomes smaller when $N_D$ is high, indicating that bulk resistance plays an important role in series resistance when $N_D$ decreases. Consequently, the efficiency, $\eta$, of cells with $W_{BSF}$ of 120 µm is higher than that of cells with $W_{BSF}$ of 60 µm for lowly-doped cells. For highly-doped cells, $\eta$ is in same rage for these two cell types. On the average, lowly-doped cells with $W_{BSF}$ of 120 µm have higher efficiency than other cells, due to the advantage of high $J_{sc}$, less scattering and reasonable FF. This results suggests that lower doping level is the best choice for further investigation.

In this batch, we are able to achieve a very high fill factor of 78.6 % for a highly-doped cell ($N_D$ of 1.2x10$^{17}$ cm$^{-3}$) and with $W_{BSF}$ of 60 µm. A conversion efficiency of 14.1 % is obtained if an anti-reflective foil to reduce glass reflectivity and thus enhance light trapping is used. The corresponding $J$-$V$ curve and parameters of the cell are shown in figure 5 (left) and compared with the previously published 14.2% efficient cell in [Trinh18]. The calculated series resistance amounts to 0.9 Ωcm$^2$, obtained by comparing dark and illuminated $J$-$V$ curves according to [Pysch07].

**Figure 5:** Left: $J$-$V$ curves of the highest efficiency cells. Cell 1: highly-doped with $W_{BSF}$ of 60 µm (black); cell 2: medium doped $W_{BSF}$ of 120 µm (red) [Trinh18]. Theoretical J-$V$ calculated for $N_D$ of 3x10$^{16}$ cm$^{-3}$ following Ref [Richter13] are also shown. Right: EQE and IQE curves of the highest $J_{sc}$ (29 mA/cm$^2$) cell with $W_{BSF}$ of 120 µm and $N_D$ of 3x10$^{16}$ cm$^{-3}$. The curves for the best efficiency cell (14.2%) with $N_D$ of 8x10$^{16}$ cm$^{-3}$ are shown. Theoretical EQE calculated following [Richter13] (right).
This low series resistance is not only attributed to the high doping concentration, but also the fact that this cell exhibits an improved surface texture, compared to the 14.2% efficient cell with a BSF width of 120 µm [Trinh18], resulting in a lower contact resistance due to larger contact area (figure 6). However, an increase in back surface area leads to increase in surface recombination, therefore, this cell has lower $V_{oc}$ and $J_{sc}$ than expected. The high $FF$ of 78.6 % demonstrates a great potential for IBC-SHJ cells on glass, indicating optimization of back surface texturing process is a possible way to further increase cell efficiency.

![AFM micrographs of (111) surface pyramids of 14.1% efficiency cell with $FF$ of 75 % (left), (111) surface pyramids of 14.1% efficiency cell with $FF$ of 78.6 % (right).](image)

**Figure 6**: AFM surface micrographs of (111)-surface pyramids of 14.2% efficiency cell with $FF$ of 75 % (left), (111)-surface pyramids of 14.1% efficiency cell with $FF$ of 78.6 % (right).

**Potential of liquid phase crystallized silicon on glass**

Based on the experimental results presented in the previous section, we discuss the current loss mechanisms of our cells. Approaches to tackle the present limitations are discussed. This discussion forms the basis for an efficiency roadmap to harvest the full potential of LPC silicon on glass.

**Short circuit current density losses**

In addition to the experimental $J-V$ parameters of our best cells, figure 5 also shows the theoretical $J-V$ and EQE curves calculated following reference [Richter13] assuming only intrinsic recombination. Two optical cases were considered: First, ideal optical properties, i.e. no front reflection and assuming Lambertian randomizing light trapping [Richter13] (blue dashed curve in figure 5). Second, with optical losses extracted from GenPro4 [Santbergen17] optical simulations for the full cell stack (glass/ILs/textured LPC-Si/a-Si:H(i/p)/ITO/Ag). For this case, refractive index ($n$) and absorption coefficient ($k$) of SiNx, SiOx, SiOxNy, a:Si:H and ITO films were determined by using spectroscopic ellipsometry. For other layers, data were taken from literatures [Cushman16, Green08, Johnson72] (black dashed curve in figure 5).

For a cell with thickness of 13 µm and and $N_D$ of $3\times10^{16}$ cm$^{-3}$, the theoretical efficiency of an ideal electrical and optical cell amounts to 27%, with corresponding $J_{sc}$, $V_{oc}$ and $FF$ values of 40 mA/cm$^2$, 779 mV and 87 %, respectively. If optical loss is taken into account (i.e. only light that is actually absorbed in Si generates photocurrent), calculated $\eta$ is 22.3 % with corresponding $J_{sc}$, $V_{oc}$ and $FF$ of 33 mA/cm$^2$, 775 mV and 87 %, respectively.
According to Sonntag et al. the current loss due to gain boundaries and dislocation rich regions is round 11% to 14% [Sonntag17]. This leads to a decrease in $J_{sc}$ to a value of 34.4 - 35.6 mA/cm$^2$ without and 28.4 - 29.4 mA/cm$^2$ with optical losses. External- (EQE) and internal quantum efficiency (IQE) of one of the fabricated cells with high $J_{sc}$ (29 mA/cm$^2$) and a BSF width of 120 µm is plotted in figure 4, right. As shown, a maximum IQE of 0.86 is reached.

Compared to the cell with the best efficiency (14.2% [Trinh18]) this illustrates a significantly higher bulk lifetime due to either better intra-grain quality or reduced grain boundary recombination. The experimental $J_{sc}$ of 28-30 mA/cm$^2$ for cells with low-doped absorber (as displayed in figure 4) suggests that for doping level $N_D$ of 3x10$^{16}$ cm$^{-3}$, $L_{eff}$ should be high enough to collect carriers at BSF region. Therefore, the electronic properties of the cells with this dopant concentration are assessed in the following. In general, most minority carriers will reach the emitter, if

$$L_{eff} \geq \sqrt{\frac{1}{4} W_{BSF}^2 + d_{Si}^2}$$

where $d_{Si}$ is Si thickness (equal to 13 µm). Hence, for efficient minority carrier collection, $L_{eff}$ should be larger than 61 µm and 33 µm, for $W_{BSF}$ of 120 and 60 µm, respectively. To estimate $L_{eff}$ of the samples, TCAD-Sentaurus™ was used to model cell performance, especially $J_{sc}$, based on the carrier generation profile that was calculated from the Si absorption spectra extracted from GenPro4 (following the method described in [Trinh18]). Next to the generation profile, $SRV_{front}$ values must be considered to evaluate the absorber quality properly. These values were extracted by fitting the obtained J-V and QE results obtained on test cells using numerical simulations e.g. [Sonntag17b]. 2D-simulations of the best performing IBC cells also suggested $SRV_{front}$ of 100-200 cm/s for ONO and ON(ON) ILs [Preissler17b, Sonntag17, Trinh18]. Therefore, $SRV_{front}$ of 100 cm/s was chosen to estimate the lower and upper limits bulk carrier lifetime ($\tau_{bulk}$) for current state of absorber quality. $\tau_{bulk}$ was varied until a $J_{sc}$ of 29 mA/cm$^2$ (the highest experimental value) and 26.5 mA/cm$^2$ (lowest experimental $J_{cs}$ value) were achieved. As result, a bulk lifetime of 3.7 µs and 1.1 µs are obtained, corresponding to an effective diffusion length of 46 and 26 µm, respectively. As indicated above, the required $L_{eff}$ for full carrier collection at the BSF for cells $W_{BSF}$ of 60 µm was estimated to 33 µm, which could explain that a large number of cells with BSF width of 60 µm were found to have $J_{sc}$ close to the expected values. However, for the cells with $W_{BSF}$ of 120 µm, the required $L_{eff}$ was estimated to be 61 µm, which is larger than the experimentally determined $L_{eff}$, which may explain that for these samples $J_{sc}$ was found to be lower than 28 mA/cm$^2$.

Figure 7 shows the expected $J_{sc}$ as function of $SRV_{front}$ and $\tau_{bulk}$ of 1.1 and 3.7 µs for IBC cells with dopant concentration $N_D = 3x10^{16}$ cm$^{-3}$ and BSF width of 120 µm. One can see that $J_{sc}$ starts to decrease strongly when $SRV_{front}$ is larger than 200 cm/s, marking the starting point for domination of front surface recombination on cell performance. For $SRV_{front} < 200$ cm/s, variation in $J_{sc}$ is not significant, indicating cell performance is limited by bulk lifetime. Therefore, improvement in bulk quality is necessary to gain the maximum $J_{sc}$ for cells with $W_{BSF}$ of 120 µm.
Figure 7: Simulated $J_{sc}$ as functions of $SRV_{front}$ at $\tau_{bulk}$ of 1.1 and 3.6 µs for cells with $N_D = 3 \times 10^{16}$ cm$^{-3}$ and $W_{BSF}$ of 120 µm. Dashed lines indicate minimum and maximum experimental short circuit current density

**Short circuit current density and open circuit voltage**

Based on the experimental and theoretical results presented before, short circuit current density is limited by absorber bulk quality rather than front side interface recombination. To further increase cell efficiency for the current state-of-the-art absorber quality, one important target is to improve passivation at the absorber contact. As mentioned above, LBIC image indicates that only little current was collected under BSF region, probably due to the missing a-Si:H(i) passivation layer. Although $J_{sc}$ values larger than 28 mA/cm$^2$ were achieved for some cells with low doping and $W_{BSF}$ of 120 µm, lower $J_{sc}$ values were obtained for almost all cells, implying that photo-generated carriers are not fully collected if they generated in the BSF region. Implementation of a passivation layer to improve back surface passivation could be considered. We have attempted to passivate BSF by an a-Si:H(i). However, S-shape $J-V$ curves were found in the corresponding cells. A possible explanation for S-shaped $J-V$ curves for heterojunction cells has been reported in the literature [Lu11, Kanevce09], focusing on the emitter region, in which thickness and bandgap of a-Si:H(i) play an important role in controlling valence band offset, and tunnel junction for minority carrier transport. However, in our case, S-shaped $J-V$ curves appear only for the case with BSF passivation. One possible reason is incomplete etching of a-Si:H(i) during BSF patterning due to inhomogeneous layer thickness. Since we used KOH-based etching, surface morphology of LPC-Si includes pyramids, tilted pyramids or planar surface. Therefore, the thickness of these ultrathin a-Si:H films are probably not uniform on the sample surface. In our investigation, we used factor of 1.4 to estimate thickness of thin film on textured LPC-Si, i.e, 10 nm thick-a-Si:H (i) film on planar Si wafer was extrapolated to be 7 nm
on textured surface (for a silicon wafer a factor of 1.7 is commonly used [Olibet08]). Therefore, the patterning process of the BSF layer with a passivation layer should be carefully studied. It is found that for deposition of a:Si:H film on textured surface, epitaxial growth and/or formation of cracks in a-Si:H film can occur at the pyramid valleys, which is detrimental to device performance [Lien15, Fresquet09]. The influence of pyramid size distribution on a-Si:H passivation has investigated by Stegemann et al. [Stegemann13]. The study suggests that the fraction of small pyramids should be minimized in order to achieve good surface passivation. Therefore, development of texturing process is a promising way to meet this requirement. In addition, rounded pyramids are beneficial for increasing surface passivation, since void formation at the “valleys” or tips during PECVD growth is minimized [Zin17]. Figure 8 shows a textured surface before and after wet chemical etching using aqueous solution consisting of HF, HNO₃, and H₃PO₄.

![Figure 8: SEM images of a textured LPC-Si on glass (a) before and (b) after wet chemical etching](image)

**Figure 8:** SEM images of a textured LPC-Si on glass (a) before and (b) after wet chemical etching

![Figure 9: Expected value of the open circuit voltage as a function of absorber dopant concentration with $\tau_{\text{max}}$ of 5 µs (filled black dots) and 2.4 µs (opened black dots) and comparison with experimental results (blue and red stars)](image)

**Figure 9:** Expected value of the open circuit voltage as a function of absorber dopant concentration with $\tau_{\text{max}}$ of 5 µs (filled black dots) and 2.4 µs (opened black dots) and comparison with experimental results (blue and red stars)
Concerning the deficiency in open circuit voltage compared to the theoretical maximum given in figure 5, the situation is equally complex as for the current density. According to our simulation in previous literatures [Amkreutz14, Trinh18], a defect layer needed to be introduced to get the best match between simulated $V_{oc}$ and experimental $V_{oc}$. In order to estimate the expected $V_{oc}$ for the current state of absorber quality, 2D simulations for IBC-SHJ cell without this defect layer at the SHJ were performed. For this simulation, doping dependent Shockley-Read-Hall lifetime was estimated based on Scharffeter model [Fossum82]:

$$
\tau_{bulk} = \tau_{min} + \frac{\tau_{max} - \tau_{min}}{1 + \left( \frac{N_D + N_A}{N_{ref}} \right)^\gamma}
$$

where, $\tau_{min} = 0$ and $\gamma = 1$ were used for Si. $N_{ref}$ of $7.5 \times 10^{16}$ cm$^{-3}$ was estimated for LPC-Si [Trinh18]. Two $\tau_{max}$ values were taken into account. One is $2.4 \mu$s which corresponds to estimated bulk lifetime of $1.2 \mu$s for absorber quality of 14.2% efficiency cell [Trinh18]. Another is $5 \mu$s which results in the upper limit bulk lifetime of $3.6 \mu$s for $N_D$ of $3 \times 10^{16}$ cm$^{-3}$, as shown in figure 7. A constant front surface recombination velocity of 100 cm/s was implemented into the simulation. For the back surface, a SRV of 5 cm/s was used. Carrier mobilities of LPC-Si were assumed to be at 80% of carrier mobilities of mono c-Si. The result of this simulation provided in figure 9 in which the expected voltages for a real IBC cell including recombination loss is depicted. One can see two major issues. A discrepancy of approximately 10mV between the average and the maximum experimental open circuit voltage and another 10mV - 30mV “loss” between the maximum experimental $V_{oc}$ and the expectation from simulation for the different values of $\tau_{max}$. The first finding can be attributed e.g. to a local variation of the surface quality due to grain orientation and therefore tilt angles of the pyramids. However, as we observe an almost constant difference in open circuit voltage between experimental maximum and prediction, the assumption of a negligible recombination at the c-Si (n) / a-Si:H(i/p) interface might not be valid. This brings surface preparation before SHJ deposition into the focus for future improvement. As for BSF passivation this defect layer could have its physical representation in inhomogeneous layer growth of the a-Si:H(i) layer due to surface morphology or insufficient cleaning of the silicon surface before deposition. Another cause for imperfections at the interface could be the incorporation and segregation of carbon and oxygen related impurities [Becker13, Amkreutz17]. However, as for the current density the improvement of the bulk quality promises a significant increase in open circuit voltage towards 660 mV – 670 mV.

**Resistance loss and fill factor**

Our calculations indicate that more than 90% of series resistance ($R_s$) is contributed by contact resistance, mainly at the BSF (a-Si:H(n+)/ITO/Ag) contact due to low contact area. Currently, as describe before an increase of the BSW width will cause electrical shading due to limited effective diffusion length. Therefore, a possible way to reduce contact resistance at BSF region is use nano-crystalline (nc)-Si:H(n+) since it has higher conductivity than a-Si:H(n+) [Frijnts17]. However, it is necessary to passivate LPC-Si surface with a-Si:H(i) passivation layer before nc-Si (n+) deposition to prevent formation of carrier recombination center at LPC-Si surface.
Besides, for a-Si:H(p)/ITO/contact, doping concentration and thickness are critical for device performance since they govern carrier transport by band-to-band tunneling through a-Si:H(p)/ITO interface [Kanevce09]. As mentioned above, due to surface morphology, the thickness of the a-Si:H films varies on textured surface posing a challenge to the optimization of the film thickness. In order to overcome this problem a uniform texturing technique for LPC-Si, such as wet chemical etching or ion etching with a mask may be attractive options. Recently, Stang et al. reported that for wafer-based Si SHJ cells, the use of Al instead of an ITO/Ag contact resulted in an increase of FF from 69.8% to 78.7% with the assistance of an effective annealing step [Stang17]. However, using evaporated Al is not suitable for the LPC-Si cell design since its adhesion is not good enough for the structuring process with small W_{BSF} of 120 µm or lower. Moreover, it is better for LPC-Si to use ITO/Ag contact since light trapping since plasmonic scattering at the back reflector is more effective for thin film absorber [Dijk16, Holman13].

**Tackling the optical loss**

So far we reported on the loss in J_{sc} due to recombination. Now we discuss the potential to reduce the optical losses. The first step is to optimize the anti-reflective properties of the current interlayer stack. According to a TEM image of the best ILs of ON(ON), the thickness of these films are 55 and 9 nm for SiNₓ and SiOₓNᵧ, respectively. Our optical simulation for a glass/ILs/LPC-Si/a:Si:H (i/p)/ITO/Ag sample with a textured back surface indicates that 75 nm is optimum value for the SiNₓ layer. By increasing the SiNₓ thickness, a potential J_{sc} gain of 0.6 mA/cm² is calculated.

The Genpro4 simulation furthermore reveals 1.94 mA/cm² loss due to ITO absorption [Trinh18]. Optimization of ITO thickness and transparence of the film with reasonable conductivity can improve infrared light absorption in absorber. However, the potential J_{sc} gain is less than 1 mA/cm². In order to get a higher J_{sc}, close to theoretical value for a 13 micrometer thin absorber (40 mA/cm²), light trapping/in-coupling schemes including two sided textures are more effective. The impact of an excellent light trapping scheme to obtain a high short circuit current density can be seen for example in [Green09] where a J_{sc} of 29.5 mA/cm² was reached for 1-2 µm thick- SPC-Si on glass by a combination of textured glass and back reflector. However, the implementation of front side texturing is critical using LPC absorbers as grain growth can be affected by steep features of a given texture [Preidel15]. Furthermore, inhomogeneous interlayer deposition by non-conformal growth or porosity of the deposited layers on textured glass can results in deterioration of the absorber quality by increased out diffusion of metal impurities in the glass. Nevertheless, LPC on textured glasses was performed successfully on a specially designed texture. This modulated surface texture (MST) developed by TU Delft [Isabella10] uses small as well as large features that wet chemically transferred directly into e.g. Corning glass. The texture is rather smooth, yet provides a significant enhanced light in coupling into the silicon [Köppel17]. In addition, front surface texturing using nano-imprint SiOₓ filled with optically contrasting TiOₓ, rendering the layer optically rough but morphologically smooth (referred as Smooth Anti-Reflective Three-dimensional/SMART texture) has been successfully applied for LPC-Si on glass without destroying the electric quality of absorber. An increase in J_{sc} of 3.5 mA/cm² was observed for full emitter cell (no back reflector and planar back surface) [Eisenhauer17].
Summary and outlook

We presented liquid phase crystallized silicon absorber on glass as a new method to grow wafer equivalent silicon layers with minimal resource utilization. Requirements for contact systems are described and the results achieved on different concepts described in literature are compared. The focus of this work is on the IBC cell concept since the highest efficiencies were realized using this approach. The current status of the cells is presented and the dominant loss mechanisms are summarized. Based on our experimental data and presented numerical simulations, we can conclude that the way to achieve high efficiencies is to reduce the currently used dopant concentration $N_D$ to a value in the lower to medium $10^{16}$ cm$^{-3}$ range. This would result in an increase in short circuit current density due to higher diffusion length in the bulk to values up to 29 mA/cm$^2$ (without AR foil) and 32 mA/cm$^2$ (with AR foil). However, so far this dopant concentration not result in higher efficiencies compared to the results obtained on cells doped in the high $10^{16}$ cm$^{-3}$ to low $10^{17}$ cm$^{-3}$ range as these cells are limited by a low fill factor, due to high contact resistance at the BSF. Our results show that this could be compensated by a larger width of the absorber contact, but this increased contact width itself limits the current collection due to electrical shading at the present state of absorber quality. Therefore, the most promising approach on the short term is to reduce the contact resistance by optimized texturing or introduction of nc-Si:H at the BSF. On the voltage side, a comparable large discrepancy of approximately 10 mV between maximum and average measured $V_{oc}$ was determined, illustrating the need to improve the homogeneity of the material further. The observed discrepancy between expected and measured values of the open circuit voltage indicate that recombination at the silicon heterojunction interface cannot be neglected. This loss mechanism manifests itself in a reduced open circuit voltage by about 20mV between expected and average $V_{oc}$. The physical existence of a layer with significant recombination activity at this interface was not proven yet, but spectroscopy of the interface defect state density seems mandatory to further increase the quality of LPC silicon. As discussed with the current state of the front-side passivation, the focus for future improvements has to lie on improvement bulk and rear surface quality. An increase in bulk lifetime by a factor of 2-3 opens the way towards open circuit voltages up to 660 mV – 670 mV and higher. The bulk quality itself can be enhanced by advanced crystallization resulting in preferential orientation and a reduction in recombination-active grain boundaries [Kühnapfel15] or by altering the absorber deposition process as described in [Amkreutz17]. Furthermore, gettering techniques that are regularly used for multicrystalline wafers can be adapted to LPC-Si to reduce the impurity related recombination. However, low resistance contacting of the absorber is mandatory to make use of the current gain. The final step is to implement 3D textures to maximize the short circuit current density, but this will also increase demands on the low-ohmic contact.
Figure 10: Efficiency progress of liquid phase crystallized silicon on glass and further steps to increase conversion efficiency.

Figure 10 once more shows historic developments, as well a roadmaps with steps to be taken to further increase the efficiency of liquid phase crystallized silicon cells on glass. According to our material investigation we can state that the improvement of BSF passivation and reduce in GB recombination will result in conversion efficiencies up to 16%, further increased to 18% by implementing two sided texturing. Finally, the implementation of LPC-Si as bottom cell in a tandem with a suitable wide-bandgap (e.g. perovskite) top cell is a suitable method to raise efficiencies further.

Acknowledgments

The authors would like to thank DSM Advanced Surfaces for providing the textured light-trapping anti-reflection foil (ARF) and GP Solar for providing the Alkatex IPA-free texturing agent; R. Santbergen (TU-Delft) and D. Eisenhauer for optical simulation advices and support with GenPro4; J-C. Stang and G. Chistiakova for support with TCAD-Sentaurus™ simulations; J-C. Stang, L. Korte and T. Frijnts for interesting discussion; PECVD (AKT) team (PVcomB) for great help of a-Si:H film deposition; K. Jacob, M. Wittig, M. Hartig and K. M-Stillrich in solar cell preparation.

Literature:


[Fresquet09] G. Fresquet et al., “Modification of textured silicon wafer surface morphology for fabrication of heterojunction solar cell with open circuit voltage over 700 mV”, in Proc. 34th IEEE PVSC, 754-758 (2009)


